Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2003-03-31
2008-12-02
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
C703S014000, C703S015000, C703S022000, C703S023000, C703S024000, C703S025000, C703S026000, C703S027000, C703S028000, C716S030000, C716S030000
Reexamination Certificate
active
07460988
ABSTRACT:
There is provided a test emulator for emulating a test apparatus including a plurality of test modules for supplying test signal to devices under test respectively, including: a plurality of test module emulation sections for emulating the plurality of test modules generating the test signal based on different cycles, a control emulation section for emulating a control apparatus for controlling the test of the devices under test, a synchronous emulation section for generating test signal generating timings, at which each of the plurality of test module emulation sections is to generate the test signal in simulation corresponding to cycle time of the test module emulation section, based on instructions from the control emulation section, a timing alignment section for aligning the plurality of test signal generating timings generated by the synchronous emulation section in order of time, and outputting them one by one, and a schedule section for causing the test module emulation section corresponding to one of the test signal generating timings output by the timing alignment section to generate the test signal in simulation in the cycle time corresponding to the test signal generating timing.
REFERENCES:
patent: 5384533 (1995-01-01), Tokuda et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5841967 (1998-11-01), Sample et al.
patent: 5951704 (1999-09-01), Sauer et al.
patent: 5991907 (1999-11-01), Stroud et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6026230 (2000-02-01), Lin et al.
patent: 6077304 (2000-06-01), Kasuya
patent: 6108806 (2000-08-01), Abramovici et al.
patent: 6112312 (2000-08-01), Parker et al.
patent: 6202182 (2001-03-01), Abramovici et al.
patent: 6487700 (2002-11-01), Fukushima
patent: 6631487 (2003-10-01), Abramovici et al.
patent: 6785873 (2004-08-01), Tseng
patent: 6842865 (2005-01-01), Nee et al.
patent: 6978234 (2005-12-01), Battaline et al.
patent: 2001/0016922 (2001-08-01), Takasugi et al.
patent: 2002/0038203 (2002-03-01), Tsuchiya
patent: 2002/0193980 (2002-12-01), Higashi et al.
patent: 6-160482 (1994-06-01), None
patent: 10-320229 (1998-12-01), None
patent: 2000-267881 (2000-09-01), None
patent: 2001-51025 (2001-02-01), None
patent: 2001-134457 (2001-05-01), None
patent: 2002-141414 (2002-05-01), None
patent: 2002-333469 (2002-11-01), None
patent: WO-2004/090562 (2004-10-01), None
Sunburst-Design.com, “Sunburst Design—Introduction to Verilog-2001 Design”, http://www.sunburst-design.com/verilog—training/Intro—Verilog—Training.pdf, Feb. 2003.
Donna Mitchell, “Manual and Automatic VHDL/Verilog Test Bench Coding Techniques”, 2001, http://www.omimo.be/magazine/01q2/2001q2—p027.pdf.
Patent Abstracts of Japan, Publication No. 2001-051025 dated Feb. 23, 2001, with full translation, 11 pages.
Patent Abstracts of Japan, Publication No. 2001-134457 dated May 18, 2001, with full translation, 12 pages.
Supplementary European Search Report issued in European application No. EP 04 72 4396 mailed on Mar. 31, 2006, 3 pages.
Xia J.Q. et al: “Dynamic Test Emulation for EDA-Based Mixed-Signal Test Development Automation” Proceedings of The International Test Conference (ITC). Washington, Oct. 21-25, 1995, New York, IEEE, US, Oct. 21, 1995, pp. 761-770, XP000552879 ISBN: 0-7803-2992-9.
Patent Abstracts of Japan, Publication No. 06-160482, Dated Jul. 6, 1994, 2 pages.
International Search Report, Int'l Appl. No. PCT/JP2004/004527, dated Jul. 1, 2004, 1 page.
Japanese Office Action for Japanese Application No. 2005-505208 mailed on Aug. 23, 2005 and English translation thereof, 4 pages.
U.S. Office Action issued in U.S. Appl. No. 10/814,603 mailed on Jun. 25, 2007, 21 pages.
Explanation of Circumstances Relating To Accelerated Examination submitted in Japanese Application No. 2004-380598 dated Mar. 1, 2007 and English translation thereof, 8 pages.
European Search Report issued in European Application No. EP 06 07 7162 dated Feb. 23, 2007, 6 pages.
Xia J.Q. et al: “Dynamic Test Emulation for EDA-Based Mixed-Signal Test Development Automation” Proceedings of The International Test Conference (ITC). Washington, Oct. 21-25, 1995, New York, IEEE, US, Oct. 21, 1995, pp. 761-770, XP000552879 ISBN: 0-7803-2992-9.
Castelnuovo A. et al: “Emulation-based Design Errors Identification” Defect and Fault Tolerance in VLSI Systems, 2002, DFR 2002. Proceedings. 17th IEEE International Symposium on Nov. 6-8, 2002, Piscataway, NJ, USA, IEEE, Nov. 6, 2002, pp. 365-371, XP010625026 ISBN: 0-7695-1831-1.
Japanese Office Action “Notification of Reasons for Rejection” issued in Japanese Application No. 2004-380598 mailed on Apr. 3, 2007 and English translation thereof, 7 pages.
Dearborn, W.R., Perkins, E.G., Wong, J.J., Rolince, D., The Virtual Test program (VTest), Autotestcon '98. IEEE Systems Readiness Technology Conference, 1998 IEEE, USA, Aug. 27, 1998, pp. 149-159.
Japanese Office Action “Notification of Reasons for Refusal” issued in Japanese Application No. 2004-380598 mailed on Aug. 21, 2007 and English translation thereof, 8 pages.
Japanese Office Action “Final Rejection” issued in Japanese Application No. 2004-380598 mailed on Dec. 11, 2007 and English translation thereof, 4 pages.
Advantest Corporation
Osha•Liang LLP
Shah Kamini S
Silver David
LandOfFree
Test emulator, test module emulator, and record medium... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test emulator, test module emulator, and record medium..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test emulator, test module emulator, and record medium... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4026316