Test circuits and methods for integrated circuit having memory a

Details Test circuits and methods for integrated circuit having memory a Test circuits and methods for integrated circuit having memory a

1992-08-24

1998-02-10

Beausoliel, Jr., Robert W.

Excavating

39518318, G06F 1110

Patent

active

057176973

ABSTRACT:
An integrated circuit including a semiconductor chip and chip circuitry including memory circuitry and additional non-memory circuitry all fabricated on the semiconductor chip. The chip circuitry has a defined set of locations having logic states including a first logic state and at least one other logic state. A semiconductor chip package has pins connected to the chip circuitry. Accumulator circuitry on-chip and connected to the chip circuitry generates a count of the number of locations in the set that have the first logic state. The semiconductor chip package has pins connected to the chip circuitry and accumulator circuitry for external access to the count. Other integrated circuits, palette devices, computer graphics systems and methods are disclosed.

REFERENCES:
patent: 3838264 (1974-09-01), Maker
patent: 4354251 (1982-10-01), Hellwig et al.
patent: 4355390 (1982-10-01), Hellwig et al.
patent: 4788684 (1988-11-01), Kawaguchi et al.

Affiliated with

Also associated with

Rating

Test circuits and methods for integrated circuit having memory a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test circuits and methods for integrated circuit having memory a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test circuits and methods for integrated circuit having memory a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2083710