Excavating
Patent
1997-03-07
1998-05-05
Chung, Phung
Excavating
371 225, 365201, G01R 3128
Patent
active
057486417
ABSTRACT:
A test circuit according to the present invention is so constructed that a memory has a data scramble function and a write pattern can freely be set and changed in a test mode. Each of data lines is a pair of complementary lines. A data scrambler and a data descrambler are arranged on the input and output sides, respectively. A latch circuit receives some of row addresses and supplies eight pairs of scramble signals CHNG to the data scrambler. An ENTRY/EXIT circuit outputs a TEST signal for selecting the normal and test modes. The latch circuit controls the modes in response to the TEST signal. In the test mode, the data, the data scrambler scrambles write data of the data lines in response to a scramble signal, and the data descrambler descrambles read data read out to the data lines from each memory cell in which the write data is stored, in response to the scramble signal, to return the data to the state prior to the scramble.
REFERENCES:
patent: 4782488 (1988-11-01), Anderson
Patent Abstracts of Japan, vol. 14, No. 111 (P-1014), 28 Feb. 1990 (JP 1308979).
Patent Abstracts of Japan, vol. 13, No. 245 (P-881), 8 Jun. 1989 (JP 1047972).
Patent Abstracts of Japan, vol. 7, No. 148 (E-184), 29 Jun. 1983 (JP 58059649).
Chung Phung
Iqbal Nadeem
Kabushiki Kaisha Toshiba
LandOfFree
Test circuit of semiconductor memory device having data scramble does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test circuit of semiconductor memory device having data scramble, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test circuit of semiconductor memory device having data scramble will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-63304