Test circuit and scan tested logic device with isolated data lin

Details Test circuit and scan tested logic device with isolated data lin Test circuit and scan tested logic device with isolated data lin

1989-07-10

1991-07-16

Wieder, Kenneth

Electricity: measuring and testing

Plural, automatically sequential tests

324158R, 371 251, 371 223, G01R 3128, G06F 1100

Patent

active

050327836

ABSTRACT:
A test circuit for a logic device having ports. The test circuit includes a serial scan path for serially transferring externally generated test vectors from a serial test input to a serial test output. A storing circuit stores a data bit and has a node at which the data bit is stored. A first interface circuit interfaces the node with a first one of the ports for synchronous transfer of data from the logic device to the node. A second interface circuit interfaces the node with the serial scan path to tranbsfer data from the serial scan path to the node. A coupling circuit connects the storing circuit to a second of the ports to transfer a logic level responsive to the data bit to the logic device during test. Also the coupling circuit temporarily couples the data bit from the node to the serial scan path also during test. A third interface circuit is provided for an asynchronous input of data from the logic device to the coupling circuit except during test wherein the asynchronous input is isolated from the coupling circuit. A control circuit controls the third interface and the coupling circuit during test in response to an external test enable signal. In this way, the second interface is operable during test to store data in the storing circuit for input to the logic device, and the first interface transfers test results from the logic device to the storing circuit for extraction through the serial scan path.

REFERENCES:
patent: 4023142 (1977-05-01), Woessner
patent: 4063080 (1977-12-01), Eichelberger et al.
patent: 4268902 (1981-05-01), Berglund et al.
patent: 4357703 (1982-11-01), Van Brunt
patent: 4428060 (1984-01-01), Blum
patent: 4441075 (1984-04-01), McMahon
patent: 4441154 (1984-04-01), McDonough et al.
patent: 4503386 (1985-03-01), DasGupta et al.
patent: 4503537 (1985-03-01), McAnney
patent: 4504784 (1985-03-01), Goel et al.
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4519078 (1985-05-01), Komonytsky
patent: 4534028 (1985-08-01), Trischler
patent: 4567593 (1986-01-01), Bashaw
patent: 4575674 (1986-03-01), Bass et al.
patent: 4580137 (1986-04-01), Fiedler et al.
patent: 4594711 (1986-06-01), Thatte
patent: 4597042 (1986-06-01), d'Angeac et al.
patent: 4597080 (1986-06-01), Thatte et al.
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4621363 (1986-11-01), Blum
patent: 4680733 (1987-07-01), Duforestel et al.
patent: 4698588 (1987-10-01), Huang et al.
patent: 4701921 (1987-10-01), Powell et al.
patent: 4710931 (1987-12-01), Bellay et al.
patent: 4710933 (1987-12-01), Powell et al.
J. Kuban et al., "Testability Features of the MC68020", 12/1984 IEEE, pp. 821-826.
E. J. McCluskey, "A Survey of Design for Testability Scan Techniques", VLSI Design, Dec. 1984, pp. 39, 42, 46, 48, 59, 60, 61.
IBM Technical Disclosure Bulletin, 28(4) Sep. 1985, pp. 1600-1604.

Affiliated with

Also associated with

Rating

Test circuit and scan tested logic device with isolated data lin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test circuit and scan tested logic device with isolated data lin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test circuit and scan tested logic device with isolated data lin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-133460