Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Patent
1998-01-20
1999-10-26
Young, Brian
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
341121, H03M 106
Patent
active
059736313
ABSTRACT:
In a subranging ADC, the unary DAC is trimmed by walking through its transfer function while toggling an offset cell at the input to the coarse quantizer and a reference cell in the DAC such that the reference cell is substituted for the cell under test on alternating cycles to provide the last lsb of the reconstructed signal. A test circuit measures the voltage at the output of the summing amplifier for both conditions and generates an error voltage in which the common mode terms have been rejected. The cell under test is then laser trimmed to reduce the error voltage until the cell's DNL error is within an error bound of a tolerance. In one embodiment, the tolerance is dithered to improve spur free dynamic range.
REFERENCES:
patent: 4947169 (1990-08-01), Smith et al.
Stewart S. Taylor et al., "A Dynamically Precise 50 MHz 12-Bit DAC Using Laser-Wafer Trimming", Proceedings of the Midwest Symposium on Cicuits and Sytems, 1983, pp. 1-5.
Paul Horowitz, Winfield Hill, The Art of Electronics, Cambridge University Press, New York, 1989, pp. 621 and 622.
Hirata Erick M.
Linder Lloyd F.
McMullen Donald G.
Wu Adam
Alkov Leonard A.
Lenzen, Jr. Glenn H.
Raytheon Company
Schubert William C.
Young Brian
LandOfFree
Test circuit and method of trimming a unary digital-to-analog co does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test circuit and method of trimming a unary digital-to-analog co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test circuit and method of trimming a unary digital-to-analog co will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-769428