Boots – shoes – and leggings
Patent
1989-02-10
1992-07-28
Lee, Thomas C.
Boots, shoes, and leggings
364264, 3642644, 3642672, 364267, 364DIG2, 371 19, G06F 1130
Patent
active
051347016
ABSTRACT:
The test apparatus for monitoring the operation of a processor that has multiple instruction fetch capability monitors the instruction memory to record the sequence of program instructions that are retrieved by the processor from program memory. The test apparatus determines when a jump operation is executed and determines the target of the jump oepration by inserting a break point instruction in place of one of the two program instructions that is retrieved by the processor from program memory. This instruction substitution is accomplished by an instruction jamming circuit that forces the break point instruction onto the processor data bus as part of the program instruction fetch cycle in lieu of one of the instruction retrieved as part of the execution of the jump instruction. If the break point operation is executed, then the target address of the jump operation is the address location that contains the break point instruction that was substituted for one of the program instructions retrieved from the instruction memory. In this case, the test apparatus responds to the execution of the break point instruction by replacing the program instruction originally retrieved from program memory and substituted for by the break point instruction. Thus, the break point instruction acts as a flag to indicate that this address is the target address of the jump instruction. If the break point instruction is not executed by the processor, it is because the jump instruction target address is the location that contains the other retrieved program instruction.
REFERENCES:
patent: 3509541 (1970-04-01), Gordon
patent: 3904860 (1975-09-01), Huber
patent: 4080650 (1978-03-01), Beckett
patent: 4126893 (1978-11-01), Cronshaw
patent: 4176394 (1979-11-01), Kaminski
patent: 4241416 (1980-12-01), Tarcty-Hornoch
patent: 4429368 (1984-01-01), Kurii
patent: 4495563 (1985-01-01), McDonough
patent: 4511960 (1985-04-01), Boudreau
patent: 4511961 (1985-04-01), Penton
patent: 4571677 (1986-02-01), Hirayama
patent: 4635193 (1987-01-01), Moyer
patent: 4740895 (1988-04-01), Sargent
patent: 4782461 (1988-11-01), Mick
patent: 4811345 (1989-03-01), Johnson
patent: 4819234 (1989-04-01), Huber
patent: 4910663 (1990-03-01), Bailey
"Custom Trigger Chip Speeds 32-Bit Emulator To 33 MHz and Beyond"; Novellino; Electronic Design; Jan. 26, 1989; pp. 77 and 78.
Abu-Jbara Nabil M.
Mueller David C.
Williams Steven R.
Coleman Eric
Hewlett-Packard Co.
Lee Thomas C.
LandOfFree
Test apparatus performing runtime replacement of program instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test apparatus performing runtime replacement of program instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test apparatus performing runtime replacement of program instruc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1692625