Ternary logic circuits with CMOS integrated circuits

Details Ternary logic circuits with CMOS integrated circuits Ternary logic circuits with CMOS integrated circuits

1977-05-10

1978-08-15

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307207, 307209, 307214, 307218, 307238, 307279, H03K 1908, H03K 1920, G11C 1140, H03K 3353

Patent

active

041075498

ABSTRACT:
Ternary storage elements are realized using ternary operators and fundamental circuits, designed to make practical use of CMOS (or COS/MOS) integrated circuits. Word-organized and trit-organized memory cells are designed for the construction of a ternary random-access-memory array (TRAM). Several flip-flops (tri-flops) are constructed and described in detail, including a PZN (set positive, set zero and set negative), a clocked PZN, a D-type and a T-type. Ternary shift registers and ring counters are formed by means of these tri-flops. A master-slave T-type tri-flop is used for the construction of a ternary up counter which is able to count from 0 to 3.sup.n using the normal ternary code or from --(3.sup.n -1)/2 to +(3.sup.n -1)/2 when the signed-ternary code is employed. With a little modification, a ternary down counter may also be constructed. A divide-by-M ternary counter which can be programmed is described. A ternary decoder and encoder are presented, which are the elements of a complete ternary read-only-memory (TROM). A modified ternary inverter (MTI) is taken as a unit cell of a ternary memory matrix.

REFERENCES:
patent: 3356858 (1967-12-01), Wanlass
patent: 3492496 (1970-01-01), Callan
patent: 3609411 (1971-09-01), Ma et al.
patent: 3641511 (1972-02-01), Cricchi et al.
patent: 3845328 (1974-10-01), Hollingsworth
patent: 3911289 (1975-10-01), Takemoto
patent: 3942043 (1976-03-01), Sirocka et al.
patent: 4042841 (1977-08-01), Hills et al.
patent: 4050064 (1977-09-01), Hashimoto et al.
Lupic, "Ternary Threshold Circuit;" IBM Tech. Discl. Bull. ; vol. 13, No. 11, pp. 3479; Apr. 1971.
Hollingsworth, "Memory Cell;" RCA Technical Notes, (pub.); TN No. 1125, 2 pps.; Aug. 18, 1975.
Huertas et al., Electronic Letters, (pub.); pp. 385-386; vol. 12, No. 15, Jul. 22, 1976.
Grimes, "Ternary CMOS Logic Device;" IBM Tech. Discl. Bull. ; vol. 17, No. 4, pp. 1145-1146; Sep. 1974.

Affiliated with

Also associated with

Rating

Ternary logic circuits with CMOS integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ternary logic circuits with CMOS integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ternary logic circuits with CMOS integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1438148