Termination circuit for FDM/TDM processors

Details Termination circuit for FDM/TDM processors Termination circuit for FDM/TDM processors

1980-01-09

1982-04-06

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 70, 370 92, H04J 105, H04J 302

Patent

active

043240003

ABSTRACT:
An interface circuit is provided to convert serial, 30 channel, compressed, sign magnitude FDM-PCM data provided by a pair of voice communication codecs (code/decode) into parallel, 60 channel, expanded (linear), 2's complement PCM data, so that it can be used in an FDM/TDM processor. The conversion process is reversed on the return of data from the FDM/TDM processor to the codecs. A unique method of read/write and memory address control provides specific ordering of data and alternating two-way data flow in rapid succession.

REFERENCES:
patent: 3912872 (1975-10-01), Callens
patent: 3914553 (1975-10-01), Meldind et al.
patent: 4079372 (1978-03-01), Koenig
patent: 4082922 (1978-04-01), Chu
patent: 4093823 (1978-06-01), Chu
patent: 4103110 (1978-07-01), Picquendar et al.

Affiliated with

Also associated with

Rating

Termination circuit for FDM/TDM processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Termination circuit for FDM/TDM processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Termination circuit for FDM/TDM processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-596816