Temporal re-alignment of a floating point pipeline to an integer

Details Temporal re-alignment of a floating point pipeline to an integer Temporal re-alignment of a floating point pipeline to an integer

1995-05-08

1999-03-16

Harrell, Robert B.

Boots, shoes, and leggings

395500, 395800, 364DIG1, 364DIG2, G06F 930

Patent

active

058840575

ABSTRACT:
A processor that can execute both CISC and RISC instructions has an integer pipeline and a floating point pipeline. RISC instructions are sent to the floating point pipeline at the beginning of the integer pipeline, but CISC instructions re-align the floating point pipeline. CISC instructions are sent to the floating point pipeline near the end of the integer pipeline to allow the integer pipeline to fetch memory operands for the floating point pipeline. Thus the floating point pipeline relies on the memory operand fetch facilities of the integer pipeline. Complex CISC fetch-operate instructions pass through the integer pipeline first to fetch a floating point operand, and then begin the floating point pipeline for execution of a floating point operation. However, RISC instructions only use register operands and can begin the floating point pipeline earlier, reducing latency until the floating point result is produced. Rapid re-configuration of the pipeline alignment between a pipeline optimized for RISC instructions and one optimized for CISC instructions is possible with muxes and a mode register. Exception handling and pipeline coordination are also described.

REFERENCES:
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5150468 (1992-09-01), Staplin et al.
patent: 5241636 (1993-08-01), Kohn
patent: 5287465 (1994-02-01), Kurosawa et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5481693 (1996-01-01), Blomgren et al.
patent: 5542059 (1996-07-01), Blomgren
patent: 5546552 (1996-08-01), Coon et al.
Combining Both Micro-Code and Hardwired Control in a RISC, Bandyopadhyay & Zheng, 1990, pp. 11-15.
A 5.6-MIPS Call-Handling Processor for Switching Systems, Hayashi et al., IEEE JSSC, Aug. 1989 pp. 945-950.
Combining RISC and CISC in PC Systems, Garth, Nov. 1991, pp. 10/1-10/5.

Affiliated with

Also associated with

Rating

Temporal re-alignment of a floating point pipeline to an integer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Temporal re-alignment of a floating point pipeline to an integer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Temporal re-alignment of a floating point pipeline to an integer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-825339