Temperature independent, wide range frequency clock multiplier

Details Temperature independent, wide range frequency clock multiplier Temperature independent, wide range frequency clock multiplier

1997-02-27

1998-10-06

Wambach, Margaret Rose

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

327175, 327276, 327299, H03H 1126

Patent

active

058182705

ABSTRACT:
A delay locked loop, temperature independent, wide range frequency clock multiplier that outputs a clock signal that has a frequency that is a multiple of the frequency of the input clock signal. The multiplier does not use any phase-locked circuitry. It has adjustable delay lines or cells that are cascaded and have outputs to a multiple input exclusive OR gate. The exclusive OR gate outputs the multiplied frequency signal. A delay controller outputs a signal to each of the delay lines or cells for setting the amount of delay in each line or cell. A delay monitor has inputs from the exclusive OR gate output and the delay controller output. The delay monitor outputs signals to the delay controller which has a phase differentiator. The delay controller output is such to maintain a particular duty cycle on the waveform of the multiplied frequency signal output from the exclusive OR gate.

REFERENCES:
patent: 4877974 (1989-10-01), Kawai et al.
patent: 5530387 (1996-06-01), Kim
patent: 5684418 (1997-11-01), Yanagiuchi
Gardner. Charge-pump Phase Locked Loops, IEEE Transactions on Communications, vol. 28, No. 11, pp. 1849-1858, Nov. 1980.
Reynolds. A 320 MHz CMOS Triple 8 Bit DAC with On-Chip PLL and Hardware Cursor, IEEE Journal of Solid-State Circuits, vol. 29, No. 12, pp. 1545-1551, Dec. 1994.
Igura, Suzuki, Nakyama, Izumikawa, Normura, Goto, Inoue, Abiko, Okabe, Ono, Yamashina, Yamada. "A 1.5% jitter PLL Clock Generation System for a 500-MHz RISC Processor", Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, pp. 25.1.1-25.1.4, May 1994.
Goto, Yamashina, Inoue, Shih, Koseki, Horiuchi, Hamatake, Kumagai, Enomotor, Yamada. "A programmable clock generator with 50 to 350 MHz lock range for video signal processing". Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, pp. 4.4.1-4.4.4, May 1993.
Jeong, Borriello, Hodges, Katz. "Design of PLL based clock generation circuits", IEEE Journal of Solid-State Circuits, vol. Sc-22, No. 2, pp. 255-261, Apr. 1987.
Wouldsma, Noteboom. "The Modular Design of Clock Generator Circuits in a CMOS Building Block System", IEEE Journal of Solid-State Circuits, vol. Sc-20, No. 3, pp. 770-774, Jun. 1985.
Gardner. "Phase Accuracy of Charge Pump PLL's", IEEE Transactions on Communications, vol. 30, No. 10, pp. 2363-1363, Oct. 1982.

Affiliated with

Also associated with

Rating

Temperature independent, wide range frequency clock multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Temperature independent, wide range frequency clock multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Temperature independent, wide range frequency clock multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-82462