Temperature compensation for floating gate circuits

Details Temperature compensation for floating gate circuits Temperature compensation for floating gate circuits

2005-01-05

2008-09-30

Richards, N. Drew (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

C327S513000

Reexamination Certificate

active

07429888

ABSTRACT:
A system and method is provided for improving the accuracy of the voltage reference output of a floating gate voltage reference circuit by minimizing the temperature coefficient, Tc. The system and method provides a minimized Tc on output reference voltage, for a wide variety of such output voltages. In a dual floating gate voltage reference circuit wherein a voltage reference output (Vref) is generated as a function of the difference in charge of said floating gates, a method includes causing each of the floating gates to change voltage substantially the same amount as a function of temperature such that, during a read mode of the reference circuit, the temperature coefficient, Tc, of the voltage reference output is substantially reduced. The system and method achieves very low Tc over a wide range of reference or comparator voltages using low cost analog test equipment and methods.

REFERENCES:
patent: 4935702 (1990-06-01), Mead et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 4980859 (1990-12-01), Guterman et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5068622 (1991-11-01), Mead et al.
patent: 5095284 (1992-03-01), Mead
patent: 5166562 (1992-11-01), Allen et al.
patent: 5875126 (1999-02-01), Minch et al.
patent: 5986927 (1999-11-01), Minch et al.
patent: 6118384 (2000-09-01), Sheldon et al.
patent: 6133780 (2000-10-01), Chi
patent: 6297689 (2001-10-01), Merrill
patent: 6333728 (2001-12-01), Libsch et al.
patent: 6414536 (2002-07-01), Chao
patent: 6650175 (2003-11-01), Messager
patent: 6686797 (2004-02-01), Eker
patent: 6701340 (2004-03-01), Gorecki et al.
patent: 6768371 (2004-07-01), Layton et al.
patent: 6847551 (2005-01-01), Owen
patent: 6859156 (2005-02-01), May et al.
patent: 6882582 (2005-04-01), Sicard et al.
patent: 6940740 (2005-09-01), Ueda et al.
patent: 6970037 (2005-11-01), Sakhuja et al.
patent: 7061308 (2006-06-01), Abadeer et al.
patent: 7102438 (2006-09-01), Colleran et al.
patent: 7113017 (2006-09-01), Owen
patent: 7149123 (2006-12-01), Georgescu et al.
patent: 7193264 (2007-03-01), Lande
patent: 7324380 (2008-01-01), Negut et al.
Fowler, et al., “Electron Emission in Intense Electric Fields”,Royal Soc. Proc., A, vol. 119 (1928).
Lenzlinger, et al., “Fowler-Nordheim Tunneling into Thermally Grown SiO2”, Applied Physics, Vo. 40, No. 1 (Jan. 1969).
Carley, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6 (Dec. 1989).
Hasler, et al. “Adaptive Circuits Using pFET Floating-Gate Devices”, pp. 1-15 (undated).
Figueroa, et al., “A Floating-Gate Trimmable High Resolution DAC in Standard 0.25 μm CMOS”, Nonvolatile Semiconductor Memory Workshop, pp. 46-47 (Aug. 2001).

Affiliated with

Also associated with

Rating

Temperature compensation for floating gate circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Temperature compensation for floating gate circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Temperature compensation for floating gate circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3979915