Temperature compensated vertical pin probing device

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S755090

Reexamination Certificate

active

06633175

ABSTRACT:

This invention relates to an improved temperature compensated vertical pin probing device for probing integrated circuits over a large temperature range.
BACKGROUND OF THE INVENTION
Integrated circuits in their wafer state are tested using probing devices, the probes of which are traditionally of cantilevered or vertical configuration. In a known type of vertical pin probing device, the probes are held between spaced upper and lower dies and are generally curved with a straight portion that protrudes substantially perpendicular through the lower die of the housing. As the wafer under test is raised into contact with the probing device, and then overdriven a few thousandths of an inch, the probes recede into the housing, and the curved portion of the probe deflects causing spring force that provides good electrical contact with the integrated circuit pads.
Traditionally, the housing is made from a dielectric material, often a plastic such as a Delrin®, trademark of E.I. duPont de Nemours & Co.
When a certain IC (integrated circuit) is tested at two or more temperatures, over a large temperature range, for example 32 degrees F., room temperature, and 275 degrees F., the typical prior art probe housing expands with a significantly higher thermal expansion rate than that of the silicon base material of the IC wafer under test. Such expansion causes a mismatch of the probe locations and the IC pad locations, a condition that not only results in failure to make satisfactory electrical contact, but may result in fatal damage to the IC due to probe penetration in the circuit region of the IC.
One solution to this problem is to dimensionally compensate the room temperature pitch dimensions of probes in the housing so that at the specified test temperature it will have expanded to provide a nearly exact match of probe and pad positions. Except for temperatures within a narrow range, this option requires separate probe devices for each specific temperature, thus greatly increasing the user's monetary investment in probe devices.
Another solution would be to find a plastic or other suitable dielectric that matches the coefficient of thermal expansion of the silicon wafer. To date, however, the most practical choices of dielectric materials have expansion rates much higher than silicon. Plastics generally have a limited high temperature capability, thereby preventing their uses for high temperature probing of IC's.
One suggestion for temperature compensation of a vertical pin probing device is disclosed in co-pending application Ser. No. 09/228,017 filed Jan. 11, 1999 in the names of W. Thiessen and A. Evans and assigned to the present assignee. That application suggested a probe comprising a pair of spacer members of Invar metal alloy, which has a coefficient of thermal expansion roughly equivalent to that of the silicon chip being probed. The spacer members had recesses supporting opposed channel-shaped insulating inserts of Vespel resin or Macor ceramic. The Macor ceramic had a coefficient of thermal expansion significantly greater than that of the silicon chip, and required an anti-stick coating to provide the requisite lubricity to allow the probe pins to slide in the holes in the inserts. The assembly of the channel members in the recesses and subsequent drilling of the probe pin holes was a cumbersome process.
Another suggestion is disclosed in co-pending application Ser. No. 09/228,016 filed Jan. 11, 1999 and also assigned to the present assignee. That application disclosed foils of Invar used to support the probe pins in the Invar spacers, which have a coefficient of thermal expansion more closely matching that of the silicon. However, the foils are conductive and require an insulating coating to provide electrical insulation and lubricity.
It would be desirable to have a probe with all components more closely matching the coefficient of thermal expansion of the silicon chip, which is simple and easy to construct, does not require added coatings and which is suitable for high temperature probing and probing over a large temperature range.
Accordingly, one object of the present invention is to provide a temperature compensated vertical pin probing device for probing integrated circuits over a large temperature range.
Another object of the invention is to provide a vertical pin probing device which does not require application of special coatings to insulate or provide lubricity.
Another object of the invention is to provide an improved vertical pin probing device suitable for probing integrated circuits at very high temperatures, which is simple to construct.
SUMMARY OF THE INVENTION
Briefly stated, the invention comprises an improved temperature compensated vertical pin probing device for probing integrated circuits over a large temperature range, the integrated circuits having spaced contact pads on a circuit substrate to be contacted by probe pins for testing, the probing device being of a known type comprising upper and lower dies respectively defining upper and lower patterns of holes therethrough corresponding to the integrated circuit contact pad spacing at a preselected temperature, and a plurality of probe pins, each pin being disposed in a pair of upper and lower holes and extending beyond the lower die to terminate in a probe tip, the improvement comprising a die member comprising a spacer member with a coefficient of thermal expansion'substantially matching that of the circuit substrate, said spacer member defining an aperture, a thin sheet of ceramic material disposed in said aperture with a coefficient of thermal expansion substantially matching that of the substrate, an adhesive securing the sheet of ceramic material in the aperture, the ceramic sheet defining a plurality of holes therethrough forming one of said upper and lower patterns of holes. Preferably the ceramic material is silicon nitride.


REFERENCES:
patent: 3930809 (1976-01-01), Evans
patent: 4382228 (1983-05-01), Evans
patent: 4599559 (1986-07-01), Evans
patent: 4719417 (1988-01-01), Evans
patent: 4975638 (1990-12-01), Evans et al.
patent: 5323105 (1994-06-01), Davis, Jr. et al.
patent: 5355079 (1994-10-01), Evans et al.
patent: 5416429 (1995-05-01), McQuade et al.
patent: 5442299 (1995-08-01), Caggiano
patent: 5623213 (1997-04-01), Liu et al.
patent: 5670889 (1997-09-01), Okubo et al.
patent: 5691651 (1997-11-01), Ehlermann
patent: 5841291 (1998-11-01), Liu et al.
patent: 5854558 (1998-12-01), Motooka et al.
patent: 5952843 (1999-09-01), Vinh
patent: 5955888 (1999-09-01), Frederickson et al.
patent: 5959461 (1999-09-01), Brown et al.
patent: 5973504 (1999-10-01), Chong
patent: 5977787 (1999-11-01), Das et al.
patent: 6005401 (1999-12-01), Nakata et al.
patent: 6031383 (2000-02-01), Streib et al.
patent: 6124723 (2000-09-01), Costello
patent: 6160412 (2000-12-01), Martel et al.
patent: 6163162 (2000-12-01), Thiessen et al.
patent: 6255602 (2001-07-01), Evans et al.
patent: 6297657 (2001-10-01), Thiessen et al.
1. International Search Report (PCT/US 01/06437).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Temperature compensated vertical pin probing device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Temperature compensated vertical pin probing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Temperature compensated vertical pin probing device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3122750

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.