Television tuner having variable gain reduction

Details Television tuner having variable gain reduction Television tuner having variable gain reduction

2007-11-20

2007-11-20

Yenke, Brian P. (Department: 2622)

Television

Receiver circuitry

Tuning

C375S345000, C455S334000

Reexamination Certificate

active

11040126

ABSTRACT:
An integrated circuit comprises a switching transistor having an emitter connected to a grounding terminal, a first resistor connected between a first gate of a first field-effect transistor and the grounding terminal, a second resistor connected between the first gate of the field-effect transistor and a collector of the switching transistor, and a third resistor connected between the collector of the switching transistor and a drain of the field-effect transistor. The integrated circuit further comprises a bias voltage terminal connected to the collector of the switching transistor to apply a voltage to the bias voltage terminal from the outside of the integrated circuit via a sixth resistor.

REFERENCES:
patent: 6566953 (2003-05-01), Yamamoto
patent: 2001-320647 (2001-11-01), None
patent: 2002-368639 (2002-12-01), None

Affiliated with

Also associated with

Rating

Television tuner having variable gain reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Television tuner having variable gain reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Television tuner having variable gain reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3854219