Television receiver provided with delay circuit

Details Television receiver provided with delay circuit Television receiver provided with delay circuit

1985-03-21

1987-06-02

Britton, Howard W.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358160, 358 21R, 358181, H04N 544

Patent

active

046707905

ABSTRACT:
A television receiver comprises a video signal processing circuit including a video signal demodulating circuit for generating three primary color signals from an input composite video signal, a delay circuit coupled in series to the video signal demodulating circuit within the video signal processing circuit, a parallel circuit system having virtually no delay time and coupled in parallel to the video signal processing circuit, and a picture tube applied with signals passed through a signal system of the video signal processing circuit and the parallel circuit system. The delay circuit has a delay time .tau..sub.b described by a relation .tau..sub.b .apprxeq.N.tau..sub.H -.tau..sub.a, where N is a natural number including one, .tau..sub.H represents a horizontal scanning period and .tau..sub.a represents a delay time of the signal system of the video signal processing circuit.

REFERENCES:
patent: 4126886 (1978-11-01), Takahara et al.
patent: 4410914 (1983-10-01), Siau
patent: 4490748 (1984-12-01), Kamath

Affiliated with

Also associated with

Rating

Television receiver provided with delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Television receiver provided with delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Television receiver provided with delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-617168