Television receiver comprising a circuit for sequentially tuning

Details Television receiver comprising a circuit for sequentially tuning Television receiver comprising a circuit for sequentially tuning

1983-07-15

1987-01-13

Chin, Tommy P.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358 22, 358183, H04N 5262, H04N 5445

Patent

active

046368647

ABSTRACT:
In a television receiver, comprising a tuning portion (1) which operates in time-division multiplex and a first memory circuit (41) for storing sub-picture information from different transmissions obtained during a tuning cycle, a second memory circuit (57) is provided for acquiring the sub-picture information from the first memory circuit (41) in one single operation and for displaying (at 65) during a next tuning cycle a composite picture in which no change of picture content occurs.

REFERENCES:
patent: 4101930 (1978-07-01), Sanders
patent: 4172264 (1979-10-01), Taylor
patent: 4218710 (1980-08-01), Kashigi
patent: 4259690 (1981-03-01), Nakanishi
patent: 4266242 (1981-05-01), McCoy
patent: 4360831 (1982-11-01), Kellar
Fully Digitalized Color Picture in Picture Television System, by Michio Masuda, et al., IEEE Transactions on Consumer Electronics, vol. CE-25, Feb. 1979, pp. 152-159.

Affiliated with

Also associated with

Rating

Television receiver comprising a circuit for sequentially tuning does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Television receiver comprising a circuit for sequentially tuning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Television receiver comprising a circuit for sequentially tuning will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2359479