Techniques for phase interpolation

Details Techniques for phase interpolation Techniques for phase interpolation

2011-08-09

2011-08-09

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S233000

Reexamination Certificate

active

07994837

ABSTRACT:
A phase interpolator circuit can include first and second transistors coupled to form a differential pair, first and second load circuits, a first switch circuit coupled between the first transistor and the first load circuit, a second switch circuit coupled between the second transistor and the second load circuit, a current source circuit, and a third switch circuit coupled between the differential pair and the current source circuit. A phase interpolator circuit can include three differential pairs of transistors. Six periodic input signals having six different phases are concurrently provided to control inputs of transistors in the three differential pairs of transistors. The phase interpolator circuit generates a selected phase in an output signal in response to four of the periodic input signals.

REFERENCES:
patent: 6111445 (2000-08-01), Zerbe et al.
patent: 6359486 (2002-03-01), Chen
patent: 6943606 (2005-09-01), Dunning et al.
patent: 7135905 (2006-11-01), Teo et al.
patent: 7180352 (2007-02-01), Mooney et al.
patent: 7266169 (2007-09-01), Zhang
patent: 7409012 (2008-08-01), Martin et al.
patent: 7425856 (2008-09-01), Abel et al.
patent: 7486145 (2009-02-01), Floyd et al.
patent: 7508272 (2009-03-01), Fallahi et al.
patent: 7532053 (2009-05-01), Rausch
patent: 7545188 (2009-06-01), Xu et al.
patent: 7551013 (2009-06-01), Kim et al.
patent: 7579891 (2009-08-01), Ebner
patent: 2009/0195281 (2009-08-01), Tamura et al.
Muneo Fukaishi, et al., “A 20-Gb/s CMOS Multichannel Transmitter and Receiver Chip Set for Ultra-High-Resolution Digital Displays,” IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1611-1618.
Rainer Kreienkamp, et al., “A 10-Gb/s CMOS Clock and Data Recovery Circuit With an Analog Phase Interpolator,” IEEE Journal of Solid-State Circuits, vol. 40, No. 3, Mar. 2005, pp. 736-743.
Stefanos Sidiropoulos, et al., “A Semidigital Dual Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1683-1692.
Kostas Pagiamtzis, “ECE1352 Analog Integrated Circuits Reading Assignment: Phase Interpolating Circuits,” Nov. 12, 2001, pp. 1-19.

Affiliated with

Also associated with

Rating

Techniques for phase interpolation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for phase interpolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for phase interpolation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2722380