Techniques for alleviating the need for DC blocking...

Details Techniques for alleviating the need for DC blocking... Techniques for alleviating the need for DC blocking...

2007-08-28

2007-08-28

Reichard, Dean A. (Department: 2841)

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

C361S748000, C361S760000, C361S761000, C361S762000, C174S258000, C333S026000, C333S238000

Reexamination Certificate

active

11261014

ABSTRACT:
A circuit board has a first component interface configured to connect to a first circuit board component, a second component interface configured to connect to a second circuit board component, a differential signal pair electrically connecting the first component interface to the second component interface, and a signal return path configured to operate as a signal return pathway for the differential signal pair. The signal return path includes first conductive material which is in electrical communication with the first component interface, second conductive material which is in electrical communication with the second component interface, and a dielectric which provides direct current separation between the first and second conductive material. Such a circuit board may alleviate the need for DC blocking capacitors along the differential pair, and along other differential pairs when the circuit board has multiple differential pairs connecting the first and second component interfaces.

REFERENCES:
patent: 4456909 (1984-06-01), Takahara et al.
patent: 5418504 (1995-05-01), Nottenburg
patent: 5550917 (1996-08-01), Tallec
patent: 5608657 (1997-03-01), Conway et al.
patent: 5625621 (1997-04-01), Christensen et al.
patent: 5642052 (1997-06-01), Earle
patent: 5670937 (1997-09-01), Right et al.
patent: 5680397 (1997-10-01), Christensen et al.
patent: 5784237 (1998-07-01), Velez
patent: 5912963 (1999-06-01), Begeja et al.
patent: 5936442 (1999-08-01), Liu et al.
patent: 6040969 (2000-03-01), Winch et al.
patent: 6098174 (2000-08-01), Baron et al.
patent: 6233235 (2001-05-01), Burke et al.
patent: 6317839 (2001-11-01), Wells
patent: 6345047 (2002-02-01), Regnier
patent: 6357011 (2002-03-01), Gilbert
patent: 6456481 (2002-09-01), Stevenson
patent: 6473608 (2002-10-01), Lehr et al.
patent: 6492881 (2002-12-01), Wright et al.
patent: 6498305 (2002-12-01), Marketkar et al.
patent: 6546494 (2003-04-01), Jackson et al.
patent: 6629248 (2003-09-01), Stachura
patent: 6674271 (2004-01-01), Choo et al.
patent: 6701443 (2004-03-01), Bell
patent: 6777791 (2004-08-01), Leighton et al.
patent: 6829133 (2004-12-01), Wermer et al.
patent: 6874093 (2005-03-01), Bell
patent: 6952785 (2005-10-01), Diab et al.
patent: 6972588 (2005-12-01), Wong et al.
patent: 2003/0123236 (2003-07-01), McGrath et al.
patent: 2003/0135766 (2003-07-01), Syskowski et al.
patent: 2003/0150642 (2003-08-01), Wu et al.
patent: 2003/0179049 (2003-09-01), Goergen
patent: 2003/0236031 (2003-12-01), Perugini et al.
patent: 2004/0025066 (2004-02-01), Jackson et al.
patent: 2004/0127090 (2004-07-01), Simon et al.
patent: 2004/0148532 (2004-07-01), Bell
patent: 2004/0212971 (2004-10-01), Iguchi
patent: 2005/0014421 (2005-01-01), Sweetland
patent: 2005/0156690 (2005-07-01), Brunker et al.
patent: 2005/0262364 (2005-11-01), Diab et al.
patent: 2005/0283627 (2005-12-01), Diab et al.
patent: 2006/0067031 (2006-03-01), Crane et al.
patent: 2006/0114658 (2006-06-01), Sya et al.
patent: 2006/0143583 (2006-06-01), Diab et al.
patent: 0 777 357 (1997-04-01), None
patent: 2 034 055 (1980-05-01), None
patent: 200214964 (2000-08-01), None
Galit Mendelson, “Installing an IP Telephony Network Using Power over LAN”, Online, (Nov. 3, 2002) pp. 1-10, XP002340946 Inet, Retrieved from the Internet: URL: http://ww.powerdsine.com/Documentation/WhitePapers/Installing—IP—Telephony—network—with—PoL.pdf> retrieved on Aug. 16, 2005, p. 7, line 16-line 19.
Peiffer, Joel S., “The History of Embedded Distributed Capacitance”, Online, (Aug. 2004) pp. 32-37, Printed Circuit and Design Manufacture, retrieved from PCB Update.

Affiliated with

Also associated with

Rating

Techniques for alleviating the need for DC blocking... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for alleviating the need for DC blocking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for alleviating the need for DC blocking... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3834797