Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2008-01-01
2008-01-01
Sherry, Michael (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07315438
ABSTRACT:
The capacitive loading effects of an ESD circuit having an electrostatic-protection diode are reduced by using a capacitance compensation circuit. Under normal operation when no electrostatic discharge is experienced, the capacitance reduction circuit maintains a reverse bias across the electrostatic-protection diode, which causes the diode's capacitance to be reduced below a predetermined value. When an electrostatic discharged is experienced, the capacitance compensation circuit removes the applied reverse bias, and shunts the electrostatic-protection diode to a power rail.
REFERENCES:
patent: 5166858 (1992-11-01), Frake et al.
patent: 5204586 (1993-04-01), Moore
patent: 5717581 (1998-02-01), Canclini
patent: 5818288 (1998-10-01), Le et al.
patent: 5877650 (1999-03-01), Matsushita
patent: 5973514 (1999-10-01), Kuo et al.
patent: 5973897 (1999-10-01), Opris et al.
patent: 6011420 (2000-01-01), Watt et al.
patent: 6034552 (2000-03-01), Chang et al.
patent: 6114731 (2000-09-01), London
patent: 6204721 (2001-03-01), Yuen et al.
patent: 6448123 (2002-09-01), Lee et al.
patent: 6538494 (2003-03-01), Zimlich
patent: 6924963 (2005-08-01), Young et al.
patent: 2002/0085328 (2002-07-01), Liu et al.
patent: 2002/0145892 (2002-10-01), Shor et al.
Hargrove Michael
Petrosky Joseph
Bauer Scott
Haro Rosalio
Seiko Epson Corporation
Sherry Michael
LandOfFree
Technique to reduce ESD loading capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique to reduce ESD loading capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique to reduce ESD loading capacitance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2790633