Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2007-08-14
2007-08-14
Norris, Jeremy C. (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S262000, C361S794000, C029S852000
Reexamination Certificate
active
10101211
ABSTRACT:
A technique for reducing the number of layers in a multilayer circuit board having a plurality of electrically conductive signal layers for routing electrical signals to and from a surface of the multilayer circuit board is disclosed. The technique is realized by a method comprising: forming a plurality of electrically conductive vias in the multilayer circuit board extending from the surface of the multilayer circuit board to at least one of the plurality of electrically conductive signal layers; arranging the surface such that a first set of two power/ground pins corresponds to a first via and a second set of two power/ground pins corresponds to a second via positioned adjacent the first via, thereby creating a channel; and routing a first plurality of electrical signals through the channel on the first of the plurality of electrically conductive signal layers.
REFERENCES:
patent: 5451721 (1995-09-01), Tsukada et al.
patent: 5544018 (1996-08-01), Sommerfeldt et al.
patent: 5784262 (1998-07-01), Sherman
patent: 5847936 (1998-12-01), Forehand et al.
patent: 6181004 (2001-01-01), Koontz et al.
patent: 6198635 (2001-03-01), Shenoy et al.
patent: 6232564 (2001-05-01), Arndt et al.
patent: 6256769 (2001-07-01), Tamarkin et al.
patent: 6310398 (2001-10-01), Katz
patent: 6355890 (2002-03-01), Kuroda
patent: 6388890 (2002-05-01), Kwong et al.
patent: 6407343 (2002-06-01), Tanaka
patent: 6407462 (2002-06-01), Banouvong et al.
patent: 6452262 (2002-09-01), Juneja
patent: 6479319 (2002-11-01), Mora et al.
patent: 6521846 (2003-02-01), Freda et al.
patent: 6538213 (2003-03-01), Carden et al.
patent: 6762366 (2004-07-01), Miller et al.
patent: 2002/0185302 (2002-12-01), Henson
patent: 2003/0043560 (2003-03-01), Clarkson et al.
patent: 2003/0183419 (2003-10-01), Miller et al.
patent: 1087440 (2001-03-01), None
patent: 2782230 (2000-02-01), None
patent: H05-54103 (1993-03-01), None
patent: H07-141409 (1995-06-01), None
patent: H10-134098 (1998-05-01), None
patent: H11-297885 (1999-10-01), None
patent: 2001-34643 (2001-02-01), None
patent: 2001274288 (2001-10-01), None
patent: 2001-274288 (2001-10-01), None
patent: 2001-351983 (2001-12-01), None
European Search Report dated Jun. 8, 2004 for Application No. EP 03 39 4085.
European Search Report dated Jun. 8, 2004 for Application No. EP 03 39 4086.
European Search Report dated Jun. 8, 2004 for Application No. EP 03 39 4085.
European Search Report dated Jun. 8, 2004 for Application No. EP 03 39 4086.
Difilippo Luigi G.
Kwong Herman
Wyrzykowska Aneta O.
LandOfFree
Technique for reducing the number of layers in a multilayer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for reducing the number of layers in a multilayer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for reducing the number of layers in a multilayer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3864648