Technique for recording bias current glitches in...

Details Technique for recording bias current glitches in... Technique for recording bias current glitches in...

2007-08-07

2007-08-07

Wellington, Andrea (Department: 2627)

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Head amplifier circuit

C360S066000

Reexamination Certificate

active

11144096

ABSTRACT:
Circuitry for detecting and recording latches in read bias current may include circuitry for generating a reference voltage, a pair of current to voltage converters to convert the bias and reference currents to voltage signals, a comparator to compare those two voltages, a latch to latch the compared signal, and a counter/register to count and store the number of glitches that have been detected. It may be possible to read from the register the number of detected glitches to be used in diagnosing faults in the disk drive system. In addition, it may be possible to provide a reset input to the register to zero the counter.

REFERENCES:
patent: 6512647 (2003-01-01), Quak et al.
patent: 6847513 (2005-01-01), Clapp et al.
patent: 2004013969 (2004-01-01), None

Affiliated with

Also associated with

Rating

Technique for recording bias current glitches in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for recording bias current glitches in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for recording bias current glitches in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3898498