Technique for performing partial stores in store-thru memory con

Details Technique for performing partial stores in store-thru memory con Technique for performing partial stores in store-thru memory con

1977-05-05

1979-06-05

Thesz, Joseph M.

Boots, shoes, and leggings

G06F 702

Patent

active

041575865

ABSTRACT:
This specification relates to performance of partial store operation in a hierarchical memory system which has a buffer store interposed between a processor interrogating the memory system and the main memory of the memory system. Such a partial store operation can be performed on a word of data in the main memory using the buffer store copy of that word of data. The copy of the word of data is read out of the buffer store into a register where it is modified to form a new word by replacing one or more but not all of the bytes in the word of data with bytes supplied by the processor. The new word is then placed in the main memory by performing a full store operation. The problem with performing a partial store operation in this manner is that the copy of the word of data in the buffer store may not be up-to-date. A technique is provided to eliminate the possibility of this old data being rewritten back into the main memory.

REFERENCES:
patent: 3611315 (1971-10-01), Murano
patent: 3786427 (1974-01-01), Schmidt et al.
patent: 3984818 (1976-10-01), Gnadeberg et al.

Affiliated with

Also associated with

Rating

Technique for performing partial stores in store-thru memory con does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for performing partial stores in store-thru memory con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for performing partial stores in store-thru memory con will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1710346