Technique for minimizing decision feedback equalizer...

Details Technique for minimizing decision feedback equalizer... Technique for minimizing decision feedback equalizer...

2007-10-02

2007-10-02

Tse, Young T. (Department: 2611)

Pulse or digital communications

Equalizers

Automatic

Reexamination Certificate

active

10830827

ABSTRACT:
A system for reducing the complexity of an adaptive decision feedback equalizer, for use in connection with a dual-mode QAM/VSB receiver system is disclosed. QAM and VSB symbols, which are expressed in two's compliment notation, include an extra bit required to compensate for a fixed offset term introduced by the two's compliment numbering system. A decision feedback equalizer includes a decision feedback filter section which operates on symbolic decisions represented by a wordlength which excludes the added bit representing the offset. The vestigal word is convolved with the decision feedback filter's coefficients, while a DC component, corresponding to the excluded bit, is convolved with the same coefficient values in a correction filter. The two values are summed to provide an ISI compensation signal at the input of a decision device such as a slicer. A DC component representing a pilot tone in VSB transmission systems also introduces a DC component, and additional bits, to a VSB wordlength. These additional bits are similarly excluded and the vestigal representation convolved with coefficient values in a decision feedback filter. The DC component, including the pilot tone representation, is convolved with the same coefficient values in a correction filter.

REFERENCES:
patent: 5003555 (1991-03-01), Bergmans
patent: 5031194 (1991-07-01), Crespo et al.
patent: 5107379 (1992-04-01), Huber
patent: 5214501 (1993-05-01), Calvallerano et al.
patent: 5235424 (1993-08-01), Wagner et al.
patent: 5282023 (1994-01-01), Scarpa
patent: 5311547 (1994-05-01), Wei
patent: 5321725 (1994-06-01), Paik et al.
patent: 5410368 (1995-04-01), Krishnamurthy et al.
patent: 5499268 (1996-03-01), Takahashi
patent: 5513216 (1996-04-01), Gadot et al.
patent: 5550596 (1996-08-01), Strolle et al.
patent: 5572249 (1996-11-01), Ghosh
patent: 5581585 (1996-12-01), Takatori et al.
patent: 5583889 (1996-12-01), Citta et al.
patent: 5596606 (1997-01-01), Montreuil
patent: 5600677 (1997-02-01), Citta et al.
patent: 5602602 (1997-02-01), Hulyalkar
patent: 5636251 (1997-06-01), Citta et al.
patent: 5648822 (1997-07-01), Hulyalkar
patent: 5659583 (1997-08-01), Lane
patent: 5694419 (1997-12-01), Lawrence et al.
patent: 5706057 (1998-01-01), Strolle et al.
patent: 5710792 (1998-01-01), Fukawa et al.
patent: 5748674 (1998-05-01), Lim
patent: 5777692 (1998-07-01), Ghosh
patent: 5778055 (1998-07-01), Paneth et al.
patent: 5796786 (1998-08-01), Lee
patent: 5799037 (1998-08-01), Strolle et al.
patent: 5805242 (1998-09-01), Strolle et al.
patent: 5872815 (1999-02-01), Strolle et al.
patent: 5886748 (1999-03-01), Lee
patent: 5894334 (1999-04-01), Strolle et al.
patent: 5903615 (1999-05-01), Thomson et al.
patent: 6002713 (1999-12-01), Goldstein et al.
patent: 6005640 (1999-12-01), Strolle et al.
patent: 6012161 (2000-01-01), Ariyavisitakul et al.
patent: 6047022 (2000-04-01), Reuven
patent: 6069917 (2000-05-01), Werner et al.
patent: 6178198 (2001-01-01), Samueli et al.
patent: 6226323 (2001-05-01), Tan et al.
patent: 6289063 (2001-09-01), Duxbury
patent: 6366591 (2002-04-01), Lai
patent: 6426972 (2002-07-01), Endres et al.
patent: 6438164 (2002-08-01), Tan et al.
patent: 6604221 (2003-08-01), Ueno
patent: 6816548 (2004-11-01), Shiue et al.
Samueli, et al, “A 60-MHz 64-Tap Echo Canceller/Decision-Feedback Equalizer in 1.2-μm CMOS for 2BIQ High Bit-Rate Digital Subscriber Line Transceivers”, IEEE 1991 Custom Integrated Circuits Conference, May 1991, pp. 7.2.1-7.2.4.
Tan, et al, “A 200-MHz Quadrature Digitial Synthesizer/Mixer in 0.8-μm CMOS”, IEEE 1994 Custom Integrated Circuits Conference, May 1994, pp. 4.4.1-4.4.4.
Tan, et al, “An 800MHz Quadrature Digital Synthesizer with ECL-Compatible Output Drivers in 0.8μm CMOS”, 1995 IEEE International Solid-State Circuits Conference, Feb. 1995, pp. 258-259 and p. 376.
Tan, et al, “A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder” IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, pp. 2205-2218.
ATSC Digital Television Standard,Annex D, RF/Transmission Systems Characteristics, pp. 46-60. (Sep. 16, 1995).
ATSC StandardRF/Transmission Systems, Guide to the Use of the ATSC Digital Standard, pp. 96-101. (Oct. 4, 1995).
ATSC Standard,Receiver Characteristics, Guide to the Use of the ATSC Digital Television Standard, pp. 102-136. (Oct. 4, 1995).

Affiliated with

Also associated with

Rating

Technique for minimizing decision feedback equalizer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for minimizing decision feedback equalizer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for minimizing decision feedback equalizer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3854508