Excavating
Patent
1989-09-08
1992-01-28
Baker, Stephen M.
Excavating
H04L 700, H03M 1300
Patent
active
050848917
ABSTRACT:
A technique for bit synchronization and error detection of received digital data bursts in a TDM/TDMA system, such as that which will be used with low power portable digital telephony. A cyclically redundant codeword, e.g. a (161,147) codeword, is formed for transmission, using e.g. either a TDM packet or TDMA burst. The first and last bits in the codeword are then inverted to form a first set of marker bits. At a receiver, a second set of marker bits is inserted into a received word, again through inverting the first and last bits. The resulting marked word is then rotated by a pre-determined number of bits to place potentially erroneous bits at the end of this word. A multi-bit timing syndrome value is then determined and is used to access a look-up table for a value of bit slippage. The received word is advanced or retarded as specified by the bit slippage value to yield an intermediate word. The marker bits are removed from the intermediate word to yield an unmarked word for which an error syndrome value is determined. If the error syndrome value is zero, then the unmarked word is a synchronized substantially error-free codeword. If the unmarked word contains excessive bit slippage or bit errors indicated by an excessive value of the timing syndrome or a non-zero valued error syndrome, an indication is provided to ignore this word.
REFERENCES:
patent: 3550082 (1970-12-01), Tong
patent: 3571794 (1971-03-01), Tong
Cox, "Portable Digital Radio Communications--An Approach to Tetherless Access", IEEE Communications Magazine, vol. 27, No. 7, Jul. 1989, pp. 30-40.
Cox, "Universal Digital Portable Radio Communications", Proceedings of the IEEE, vol. 75, No. 4, Apr. 1987, pp. 436-476.
Scholtz, "Frame Synchronization Techniques", IEEE Transactions on Communications, vol. COM-28, No. 8, Aug. 1980, pp. 1204-1213.
Peterson et al, Error-Correcting Codes (Second Edition) .COPYRGT.1972, The MIT Press, Cambridge, Mass.) specifically section 7.2 "Multiplication and Division of Polynomials" on pp. 171-178, section 8.8, Error Detection with Cyclic Codes on pp. 228-230, and chapter 12 Synchronization of Block Codes on pp. 374-391 thereof.
Stiffler, Theory of Synchronous Communication (.COPYRGT.1971, Prentice Hall Pub. Co., Englewood Cliffs, N.J.) specifically chapter 14 "Synchronizable Error-Correcting Codes" on pp. 453-511 thereof.
Tavares et al, "Further Results on the Synchronization of Binary Cyclic Codes", IEEE Transactions on Information Theory, Mar. 1970, pp. 238-241.
Tavares et al, "Synchronization of a Class of Codes Derived from Cyclic Codes", Information and Control, vol. 16, 1970, pp. 153-166.
Tavares et al, "Synchronization of Cyclic Codes in the Presence of Burst Errors", Information and Control, vol. 14, 1969, pp. 423-441.
Tong, "Synchronization Recovery Techniques for Binary Cyclic Codes", The Bell System Technical Journal, Apr. 1966, pp. 561-596.
Ariyavisitakul Sirikiat
Chang Li F.
Sollenberger Nelson R.
Baker Stephen M.
Bell Communications Research Inc.
Falk James W.
Suchyta Leonard Charles
LandOfFree
Technique for jointly performing bit synchronization and error d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for jointly performing bit synchronization and error d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for jointly performing bit synchronization and error d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1865730