Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Reexamination Certificate
2005-10-28
2008-10-14
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
C327S427000, C257S358000
Reexamination Certificate
active
07436223
ABSTRACT:
An integrated circuit (IC) with negative potential protection includes a switch, a gate drive circuit and a comparator. The switch includes a double-diffused metal-oxide semiconductor (DMOS) cell formed in a first-type epitaxial pocket, which is formed in a second-type substrate. The switch also includes a second-type+ isolation ring formed in the substrate to isolate the first-type epitaxial pocket. An output of the gate drive circuit is coupled across a gate and a source of the switch. An output of the comparator is coupled to a second input of the gate drive circuit and a first input of the comparator receives a reference signal. A second input of the comparator is coupled to the epitaxial pocket. The comparator provides a turn-on signal that causes the switch to conduct current, when a signal at the second input of the comparator is below the reference signal.
REFERENCES:
patent: 4682047 (1987-07-01), von Sichart
patent: 5886487 (1999-03-01), Khayat et al.
patent: 6264167 (2001-07-01), Hamazawa
patent: 6815794 (2004-11-01), Shin et al.
patent: 7076070 (2006-07-01), Pearce et al.
patent: 7208985 (2007-04-01), Yamashita
patent: 199 28 762 (2000-11-01), None
patent: 0 867 943 (1998-09-01), None
Office Action mailed Jun. 28, 2007, for U.S. Appl. No. 11/107,084, filed by Glenn et al. on Apr. 14, 2005 (7 pages).
European Search Report dated Apr. 24, 2008.
Gonnard o et al.: “Substrate current protection in smart power IC's ” 12th. international symposium on power semiconductor devices and IC S. ISPSD 2000. Proceedings. Toulouse, France, May 22-25, 2000, international symposium on power semiconductor devices & IC's, New York, NY: IEEE, US, May 22, 2000 (May 22, 2000), pp. 169-172, XP000987853 ISBN: 0-78036269-1 section II, 2ndparagraph.
Gose Mark W.
Grawcock John A.
Cheng Diana J
Delphi Technolopgies, Inc.
Funke Jimmy L.
Lam Tuan T.
LandOfFree
Technique for improving negative potential immunity of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for improving negative potential immunity of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for improving negative potential immunity of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4019033