Technique for glitchless switching of asynchronous clocks

Details Technique for glitchless switching of asynchronous clocks Technique for glitchless switching of asynchronous clocks

2003-04-10

2004-10-19

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S099000

Reexamination Certificate

active

06806755

ABSTRACT:

SPECIFICATION
FIELD OF THE INVENTION
The present invention relates generally to methods and techniques for switching among input clocks in synchronous circuits, and more particularly relates to methods and techniques for switching among a plurality of input clocks with little or no phase change at the output.
BACKGROUND OF THE INVENTION
It is a common requirement in the field of digital electronics to require the switching between two similar input clock sources. Often, the input clocks are switched with a simple multiplexer without regard to the phase difference of the input clocks. The resulting output clock can experience a sudden phase change or even a very short transient pulse. These anomalies, or glitches, can cause incorrect behavior when this switched clock is used as reference inputs to PLLs (Phased Locked Loops), DLLs (Digital Locked Loops) or as clock inputs to state machines or other synchronous logic as these systems often have requirements for minimum high and low periods or minimum phase change.
One possible example of this would be the case of a high speed serial interface. This interface may need to work off a local reference clock during the datastream clock detection and then switch to the clock recovered from the datastream once detection has completed. Normally the reference clock will be very similar in frequency from the recovered clock (of the order of maybe 100 parts per million), but, due to crystal clock source tolerances, will not be exactly the same. Switching without regard to the phase of the clocks can result in a glitch.
To prevent glitch occurrence, many clock switching techniques, for example U.S. Pat. Nos. 5,197,126 and 6,472,909, suppress one or more clock pulses on the switched output at the time of switching. This may be acceptable for some logic circuits but is often unacceptable if used as the reference input to a PLL or DLL as the resulting clock output of these devices will often be unpredictable, causing problems in state machines or other synchronous logic. For the purposes of these circuits, and this invention, suppression of a clock pulse is henceforth also considered a glitch.
There has therefore been a need for a method for switching among asynchronous input clocks in a synchronous circuit without glitches in the output.
SUMMARY OF THE INVENTION
The present invention allows the selection between two clocks of similar, but not identical, frequencies without producing glitches, that is to say transient pulses, sudden phase change or suppressed clock edges. In an exemplary arrangement, the invention uses registers to detect the relative phase of the clocks and only allows the switching to occur when the phase difference between the clocks does not exceed a maximum permissible phase difference. This, combined with register timing parameters, permits switching among the clocks with no glitches and very small phase change at the output. The output of this circuit can be used to drive PLLs and other electronic circuitry that is sensitive to clock glitches.
The invention relies on the two input clocks being at different frequencies, even if only slightly different, and allows a switch from one to the other when the two clocks are substantially in phase. Because of this the switching may not be instantaneous.


REFERENCES:
patent: 5099477 (1992-03-01), Taniguchi et al.
patent: 5373524 (1994-12-01), Marie et al.
patent: 5610558 (1997-03-01), Mittel et al.
patent: 6069507 (2000-05-01), Shen et al.
patent: 6442703 (2002-08-01), Nakamura
patent: 6532042 (2003-03-01), Kim
patent: 6675307 (2004-01-01), Heitkamp et al.
patent: 6741109 (2004-05-01), Huang et al.

Affiliated with

Also associated with

Rating

Technique for glitchless switching of asynchronous clocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for glitchless switching of asynchronous clocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for glitchless switching of asynchronous clocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3332846