Fishing – trapping – and vermin destroying
Patent
1986-03-19
1987-10-27
Hearn, Brian E.
Fishing, trapping, and vermin destroying
148DIG50, 148DIG86, 148DIG122, 148DIG131, 156640, 156643, 156651, 156644, 357 2311, 357 239, 357 49, 357 59, 437186, 437233, H01L 21265, H01L 2122
Patent
active
047020008
ABSTRACT:
The problem of unwanted residual polysilicon stringers along the sidewalls of a field oxide layer employed in direct moat wafer processing is avoided by a processing scheme in which the sidewalls of the aperture in the field oxide layer are initially tapered prior to formation of the polysilicon layer to be used for the gate electrode(s). Because of the graduated thickness of the sidewalls of the field oxide layer, the thickness of the polysilicon layer formed thereon is substantially uniform over the entirety of the substrate. As a result, during subsequent masking of the polysilicon layer to define the gate electrode(s), all unmasked portions of the polysilicon are completely etched, leaving no residual material (e.g. stringers) that could be a source of device contamination. After the polysilicon gate has been delineated, the sloped sidewalls of the field oxide are removed (by anisotropic etching), so that the sidewalls of the apertures or windows of the field oxide layer will be perpendicular to the planar surface of the substrate, thus facilitating proper formation of dielectric (oxide) spacers therealong, which thereby provide separation between contact materials and the junction created by shallow ion implantation of dopants through the field oxide aperture.
REFERENCES:
patent: 4354897 (1982-10-01), Nakajima
patent: 4356040 (1982-10-01), Fu et al.
patent: 4356623 (1982-11-01), Hunter
patent: 4371403 (1983-02-01), Ikubo et al.
patent: 4373965 (1983-02-01), Smigelski
patent: 4433468 (1984-02-01), Kawamata
patent: 4435896 (1984-03-01), Parillo et al.
patent: 4439270 (1984-03-01), Powell et al.
patent: 4512073 (1985-04-01), Hsa
patent: 4536943 (1985-08-01), Kakuma
patent: 4546534 (1985-10-01), Nicholas
Karl L. Wang et al., "Direct Moat Isolation for VLSI", IEEE Trans. Electr. Dev., vol. ED-29, No. 4, Apr. 1982, pp. 541-547.
C. B. Zarowin, "Plasma Etch Anisotropy- . . . ", J. Electrochem. Soc., vol. 130, No. 5, May 1983, pp. 1144-1152.
Lichtel, Jr. Richard L.
Matlock Dyer A.
Pearce Lawrence G.
Bunch William
Harris Corporation
Hearn Brian E.
LandOfFree
Technique for elimination of polysilicon stringers in direct moa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for elimination of polysilicon stringers in direct moa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for elimination of polysilicon stringers in direct moa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1265037