Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
2005-06-28
2005-06-28
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C703S022000, C718S102000, C718S105000
Reexamination Certificate
active
06912493
ABSTRACT:
Configuring processors in a target system includes' prompting a user to select workload units to use in the configuration, prompting the user to input a quantity of processing power required in terms of partition workload capacity required, obtaining a system work capacity for the target system in the appropriate units from a look-up table, and calculating the number of partition processors. The number of partition processors equals the total number of system processors, times the partition workload capacity divided by the system work capacity. The calculated number of partition processors is tested to see if it is within a predetermined percentage of the next full processor increment. If within the predetermined percentage, then using dedicated processors is recommended, otherwise using shared processors is recommended. The calculated number of partition processors and the recommended use of shared or dedicated processors is displayed to the user for validation or changing of the values. After validation, the processors are configured according to the settings determined by the routine.
REFERENCES:
patent: 4843541 (1989-06-01), Bean et al.
patent: 5095427 (1992-03-01), Tanaka et al.
patent: 5325525 (1994-06-01), Shan et al.
patent: 5325526 (1994-06-01), Cameron et al.
patent: 5357632 (1994-10-01), Pian et al.
patent: 5504670 (1996-04-01), Barth et al.
patent: 5535321 (1996-07-01), Massaro et al.
patent: 5574914 (1996-11-01), Hancock et al.
patent: 5659786 (1997-08-01), George et al.
patent: 5692193 (1997-11-01), Jagannathan et al.
patent: 5872963 (1999-02-01), Bitar et al.
patent: 6199093 (2001-03-01), Yokoya
patent: 6247109 (2001-06-01), Kleinsorge et al.
patent: 6269391 (2001-07-01), Gillespie
patent: 6418460 (2002-07-01), Bitar et al.
patent: 6542926 (2003-04-01), Zalewski et al.
patent: 6587938 (2003-07-01), Eilert et al.
patent: 6598069 (2003-07-01), Rooney et al.
patent: 6625638 (2003-09-01), Kubala et al.
patent: 6647508 (2003-11-01), Zalewski et al.
patent: 2001/0014905 (2001-08-01), Onodera
patent: 2003/0014466 (2003-01-01), Berger et al.
Menasce, D. et al. Capacity Planning and Performance Modeling. ISBN 0-13-035494-5. © 1994.
Leutenegger et al. “A Modeling Study of the TPC-C Benchmark”. Proc. of the 1993 ACM SIGMOD Int'l Conf. on Management of Data. 1993. pp. 22-31.
Levine, C. “Order-of-Magnitude Advantage on TPC-C Through Massive Parallelism.” Proc. of the 1995 ACM SIGMOD Int'Conf. on Management of Data. 1995. pp. 22-31.
IBM Corp., “AS/400 Logical Partitions Hardware Planning Guide.” © 1999.
Schimunek, G. et al. Slicing the AS/400 with Locigal Partitioning : A How to Guide. Aug. 1999.
IBM Corp., LPAR Configuration and Management. First Edition © Apr. 2002.
IBM AS/400e Logical Partitions: Learning About. © 1999,2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzajx.pdf.
IBM AS/400e Logical Partitions: Planning for. © 1999,2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzait.pdf.
IBM AS/400e Logical Partitions: Creating. © 1999,2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj7.pdf.
IBM AS/400e Logical Partitions: Managing. © 1999,2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj6.pdf.
IBM AS/400e Logical Partitions: Troubleshooting. © 1999,2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj8.pdf.
Marisa Gil, Xavier Martorell, Nacho Navarro; The Enhancement of a User-Level Thread Package Scheduling on Multiprocessors; Sep. 1994; Euromicro Workshop on Parallel and Distributed Processing; pp. 228-236.
Ayachi et al., “A Hierarchical Processor Scheduling Policy for Multiprocessor Systems”, 1996 IEEE, pp. 100-109.
Bakshi et al., “Partitioning and Pipelining for Performance-Constrained Hardware/Software Systems”, 1999 IEEE, pp. 419-432.
David L. Black, “Scheduling Support for Concurrency and Parallelism in the Mach Operating System,” Computer, IEEE Computer Society, vol. 23, No. 5, May 1, 1990 pp. 35-43 .
T. L. Borden et al., “Multiple Operating Systems on One Processor Complex,” IBM Systems Journal, vol. 28, No. 1, 1989, pp. 104-122.
Shigekazu Inohara et al., “A Thread Facility Based on User/Kernel Cooperation in the XERO Operating System,” Computer Software and Applications Conference, 1991, Sep. 11, 1991, pp. 398-405.
U.S. Appl. No. 09/838,057, entitled “Method and Apparatus for Allocating Processor Resources in a Logically Partitioned Computer System,” filed Apr. 19, 2001.
U.S. Appl. No. 09/939,232, entitled “System for Yielding to a Processor,” filed Aug. 24, 2001.
U.S. Appl. No. 09/939,235, entitled “Yield on Multithreaded Processors,” filed Aug. 24, 2001.
IBM Corporation, S/390 Processor-Resource/Systems Manager Planning Guide (IBM Pub. No. GA22-7236-04, 5thEdition, Mar. 1999).
Scheel Jeffrey Jay
Schmidt Dennis James
Gamon Owen J.
International Business Machines - Corporation
Lynt Christopher H.
Sharon Ayal
Teska Kevin J.
LandOfFree
Technique for configuring processors in system with logical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for configuring processors in system with logical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for configuring processors in system with logical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3514602