Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2006-09-19
2006-09-19
Arbes, Carl J. (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S830000, C029S840000, C029S846000, C029S847000
Reexamination Certificate
active
07107673
ABSTRACT:
A technique for accommodating electronic components on a multilayer signal routing device is disclosed. In one particular exemplary embodiment, the technique may be realized as a method for accommodating electronic components on a multilayer signal routing device. Such a method comprises determining a component space that is required to accommodate a plurality of electronic components on a surface of a multilayer signal routing device, and then forming at least one signal routing channel on at least the surface of the multilayer signal routing device, wherein the at least one signal routing channel has a channel space that is equal to or greater than the component space.
REFERENCES:
patent: 5006820 (1991-04-01), Prioste et al.
patent: 5281151 (1994-01-01), Arima et al.
patent: 5357403 (1994-10-01), Haller et al.
patent: 5384433 (1995-01-01), Osann, Jr. et al.
patent: 5451721 (1995-09-01), Tsukada et al.
patent: 5544018 (1996-08-01), Sommerfeldt et al.
patent: 5686764 (1997-11-01), Fulcher
patent: 6194668 (2001-02-01), Horiuchi et al.
patent: 6198635 (2001-03-01), Shenoy et al.
patent: 6246112 (2001-06-01), Ball et al.
patent: 6271478 (2001-08-01), Horiuchi et al.
patent: 6310398 (2001-10-01), Katz
patent: 6335493 (2002-01-01), Horiuchi et al.
patent: 6365975 (2002-04-01), DiStefano et al.
patent: 6388890 (2002-05-01), Kwong et al.
patent: 6407343 (2002-06-01), Tanaka
patent: 6452262 (2002-09-01), Juneja
patent: 6521846 (2003-02-01), Freda et al.
patent: 6545876 (2003-04-01), Kwong et al.
patent: 6690845 (2004-02-01), Yoshimura et al.
patent: 2002/0008314 (2002-01-01), Takeuchi
patent: 2003/0043560 (2003-03-01), Clarkson et al.
patent: 2003/0183419 (2003-10-01), Miller et al.
patent: 09223861 (1997-08-01), None
patent: WO 0158224 (2001-08-01), None
“Printed Circuit Board Termination Board Termination Network For High Speed Signal”, Research Disclosure, Kenneth Mason Publications, Hampshire, GB, No. 417, Jan. 1999, pp. 163-166, XP-000888521.
International Search Report dated May 10, 2004 for Application No. PCT/US03/37069.
Difilippo Luigi
Duxbury Guy
Kwong Herman
Marcanti Larry
Arbes Carl J.
Hunton & Williams LLP
Nortel Networks Limited
LandOfFree
Technique for accommodating electronic components on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for accommodating electronic components on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for accommodating electronic components on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3597015