Data processing: software development – installation – and managem – Software program development tool – Testing or debugging
Reexamination Certificate
2011-07-05
2011-07-05
Puente, Emerson C (Department: 2196)
Data processing: software development, installation, and managem
Software program development tool
Testing or debugging
C718S102000, C718S105000, C717S127000, C717S130000, C717S131000
Reexamination Certificate
active
07975261
ABSTRACT:
Aiming at enabling an analysis of relationship between a task transition and performance information such as mis-caching in a multiprocessor system and clearly identifying a relationship between a degree of parallelism and the task transition of the system processing, trace information and performance information corresponding to the trace information are obtained from memory, and the task transition state and performance information based on the trace information are displayed by superimposing on the transition chart. A degree of parallelism corresponding to an operation state of a plurality of processors is calculated on the basis of the trace information, and the degree of parallelism is displayed by being temporally synchronized with the task transition chart.
REFERENCES:
patent: 6139200 (2000-10-01), Goebel
patent: 6167536 (2000-12-01), Mann
patent: 6230313 (2001-05-01), Callahan et al.
patent: 6243735 (2001-06-01), Imanishi et al.
patent: 6397296 (2002-05-01), Werner
patent: 6557078 (2003-04-01), Mulla et al.
patent: 7178133 (2007-02-01), Thekkath
patent: 7788670 (2010-08-01), Bodas et al.
patent: 2003/0009508 (2003-01-01), Troia et al.
patent: 2003/0088853 (2003-05-01), Iida et al.
patent: 2004/0006724 (2004-01-01), Lakshmanamurthy et al.
patent: 2004/0148133 (2004-07-01), Fabritius et al.
patent: 2005/0235102 (2005-10-01), Sakurai
patent: 2006/0101466 (2006-05-01), Kawachiya et al.
patent: 2006/0117224 (2006-06-01), Wu
patent: 2007/0011513 (2007-01-01), Biswas et al.
patent: 2007/0130140 (2007-06-01), Cytron et al.
patent: 2008/0295104 (2008-11-01), Fujihara et al.
patent: 4-215192 (1992-08-01), None
patent: 9-73405 (1997-03-01), None
patent: 2003-208333 (2003-07-01), None
Huang et al, “A Methodology for Evaluating Runtime Support in Network Processors”, Dec. 3-6, 2006, ACM, pp. 113-122.
Gerstlauer et al, “RTOS Modeling for System Level Design”, 2003, IEEE, pp. 1-6.
Hasegawa Yasushi
Morozumi Hiroyuki
Teranishi Masaomi
Fujitsu Semiconductor Limited
Puente Emerson C
Staas & Halsey , LLP
Swift Charles
LandOfFree
Task transition chart display method and display apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Task transition chart display method and display apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Task transition chart display method and display apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740486