Patent
1992-12-29
1995-09-26
Harvey, Jack B.
395280, G06F 1336
Patent
active
054540836
ABSTRACT:
A selection response circuit according to SCSI (small computer system interface), where a selection response device is designed with a digital logic having a simple structure. The present circuit comprises a bus checking unit for checking the status of an SCSI bus, an ID bit checking units for checking whether a bit corresponding to the ID of itself is active on the bus, and a bus free checking unit for checking the status of a BSY signal and an SEL signal on the SCSI bus to determine whether all SCSI units are using the bus.
REFERENCES:
patent: 4864291 (1989-09-01), Korpi
patent: 4965801 (1990-10-01), DuLac
patent: 5283872 (1994-02-01), Ohnishi
patent: 5343426 (1994-08-01), Cassidy et al.
patent: 5367647 (1994-11-01), Coulson et al.
Patent Abstracts of Japan; vol. 14, No. 508, p. 1128 (Nov. 7, 1990).
BYTE, "Ciarcia's Adding SCSI to the SB180 Computer, II. Bus Phases," vol. 11, No. 6, pp. 107-114 (Jun. 1986).
Auve Glenn A.
Goldstar Co. Ltd.
Harvey Jack B.
LandOfFree
Target selection response circuit for a small computer system in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Target selection response circuit for a small computer system in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Target selection response circuit for a small computer system in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1557529