Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Patent
1999-02-05
2000-11-07
Niebling, John F.
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
H01L 2144, H01L 2148, H01L 2150
Patent
active
061435899
ABSTRACT:
A semiconductor integrated circuit device, and method of manufacturing the same, having a conventional-type lead frame with the die paddle removed. In particular, the die paddle is replaced with a section of tape that is supported by the ends of the lead fingers. The semiconductor die is attached to the tape so that it may be wire bonded to the lead fingers. The tape contains at least one slot to allow for expansion and/or contraction of the tape due to various temperatures experienced during the manufacturing process so that the tape does not wrinkle or warp to alter the position of the die.
REFERENCES:
patent: 4033844 (1977-07-01), Pantiga et al.
patent: 4089733 (1978-05-01), Zimmerman
patent: 4279682 (1981-07-01), Hamagami et al.
patent: 4835120 (1989-05-01), Mallik et al.
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4891687 (1990-01-01), Mallik et al.
patent: 4894752 (1990-01-01), Murata et al.
patent: 5140404 (1992-08-01), Fogal et al.
patent: 5142450 (1992-08-01), Olson et al.
patent: 5177032 (1993-01-01), Fogal et al.
patent: 5218229 (1993-06-01), Farnworth
patent: 5227662 (1993-07-01), Ohno et al.
patent: 5231755 (1993-08-01), Emanuel
patent: 5252853 (1993-10-01), Michii
patent: 5286679 (1994-02-01), Farnworth et al.
patent: 5304842 (1994-04-01), Farnworth et al.
patent: 5331200 (1994-07-01), Teo et al.
patent: 5352633 (1994-10-01), Abbott
patent: 5471369 (1995-11-01), Honda et al.
patent: 5475918 (1995-12-01), Kubota et al.
patent: 5529957 (1996-06-01), Chan
patent: 5536969 (1996-07-01), Matsuoka
patent: 5543363 (1996-08-01), Tokunoh et al.
patent: 5696032 (1997-12-01), Phelphs, Jr. et al.
patent: 5729049 (1998-03-01), Corisis et al.
patent: 5763945 (1998-06-01), Corisis et al.
Brooks Jerry M.
Corisis David J.
Kinsman Larry D.
Jones Josetta I.
Micro)n Technology, Inc.
Niebling John F.
LandOfFree
Tape under frame for conventional-type IC package assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tape under frame for conventional-type IC package assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tape under frame for conventional-type IC package assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1639824