Tandem handler system and method for reduced index time

Details Tandem handler system and method for reduced index time Tandem handler system and method for reduced index time

2006-09-01

2009-11-17

Nguyen, Ha Tran T (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

Reexamination Certificate

active

07619432

ABSTRACT:
A system for testing with an automated test equipment (ATE) includes a tester having at least one test resource, a tandem handler, and a mux relay that switchably connects the test resource, via parallel connections, to either one of dual sockets at each instant of testing. The handler has first and second manipulator arms. Each arm operates as to a particular one of the respective sockets, to retrieve a next device to be tested and position the device in the socket (while testing is performed on a device in the other socket), to disposition the device from the socket once testing is completed as to the device in the socket, and thereafter repeat until all staged devices for testing have been tested (or an interruption of testing otherwise occurs). The mux relay switches between sockets in response to the tandem handler acting as a master and the tester as slave. Upon completion of testing via the test resource as to an applicable pin of one socket, the test resource is switchably connected via the mux relay to a functionally same applicable pin of the other socket. The tandem handler controls the mux and test commencement by test result/end-of-test signals. The tandem handler logically and mechanically operates itself, the mux relay, and the tester logically and functionally for the dual socket arrangement. Control/master of the tester by the tandem handler allows for negligible index time and reduced downtime of testing. Certain handler elements, such as transports, stages, and so forth, are duplicated along dual test progression paths for respective sockets. Other elements, including logic and control, are common for the dual paths.

REFERENCES:
patent: 5650732 (1997-07-01), Sakai
patent: 5968193 (1999-10-01), Ang
patent: 6225798 (2001-05-01), Onishi et al.
patent: 6515470 (2003-02-01), Suzuki et al.
patent: 6831454 (2004-12-01), Bae et al.
patent: 6958617 (2005-10-01), Rhodes
patent: 7183785 (2007-02-01), Roberts et al.
patent: 2004/0143411 (2004-07-01), Wu
patent: 2006/0061377 (2006-03-01), Roberts et al.
patent: 2008/0007285 (2008-01-01), Nakase et al.
PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, dated Jan. 20, 2006.

Affiliated with

Also associated with

Rating

Tandem handler system and method for reduced index time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tandem handler system and method for reduced index time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tandem handler system and method for reduced index time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4139074