Tamper resistant module with logical elements arranged on a subs

Details Tamper resistant module with logical elements arranged on a subs Tamper resistant module with logical elements arranged on a subs

1992-11-06

1994-05-03

Fears, Terrell W.

Static information storage and retrieval

Hardware for storage elements

365 51, 365201, G11C 1300

Patent

active

053093879

ABSTRACT:
The reliability of a tamper resistant module for safeguarding stored information, e.g. in an electronic computer system, is improved to deny access to the system by an unauthorized person or at least to a specific portion of the system. For this purpose, the module has for example a pair of substrates which are bonded together to confine confidential data inside the module. On the outer surfaces of the substrates, a plurality of logical elements, such as transistors, form detecting memory devices. The plurality of these detecting memory devices are operative under a normal condition, but at least one of these detecting memory devices is rendered inoperative when a tampering is applied to the outer surface of the substrate. In a tamper free normal situation all memory devices work properly. The inoperability of any of the detecting memory devices is detected when tampering occurs. When the tamper is detected, the confidential data confined within the module are erased.

REFERENCES:
patent: 5185717 (1993-02-01), Mori
patent: 5245582 (1993-09-01), Kimura

Affiliated with

Also associated with

Rating

Tamper resistant module with logical elements arranged on a subs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tamper resistant module with logical elements arranged on a subs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tamper resistant module with logical elements arranged on a subs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2120355