Tamper protection cell

Details Tamper protection cell Tamper protection cell

1994-02-02

1995-09-19

Barron, Jr., Gilberto

Cryptography

Cryptanalysis

380 50, 364DIG1, 364DIG2, 3642466, 3649694, 3642469, 3649693, G11B 2328

Patent

active

054523559

ABSTRACT:
The present invention is directed to providing a level of security on a chip which makes accessing stored data so burdensome that it is outweighed by the cost of merely purchasing the chip through conventional, legal avenues. In accordance with the present invention, secure data stored in a circuit cannot be accessed without destroying circuit operation, nor can the circuit be reverse engineered without significant time, cost and expense. For example, where the secure data stored on an ASIC includes a data encryption key, the key cannot be accessed or be modified to create a new key without destroying circuit operation.

REFERENCES:
patent: 4523271 (1985-06-01), Levian
patent: 4723224 (1988-02-01), Van Hulett et al.
patent: 4849927 (1989-07-01), Vos
patent: 5377264 (1994-12-01), Lee et al.
patent: 5377343 (1994-12-01), Yaezawa
"pFSB Library Elements", Product Bulletin, VLSI Technology, Inc., 6 pages, dated Dec. 1992.
"512x1 And 512x32 vROM Programmable Blocks", Product Bulletin, VLSI Technology, Inc., 4 pages, dated Dec. 1992.

Affiliated with

Also associated with

Rating

Tamper protection cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tamper protection cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tamper protection cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1834724