Boots – shoes – and leggings
Patent
1996-04-26
1999-01-26
Bowler, Alyssa H.
Boots, shoes, and leggings
36471511, 345202, 341 59, 382245, 707101, H03M 730, G06F 720
Patent
active
058647163
ABSTRACT:
A bi-directional data pipeline for interfacing a memory with a communications port includes a series of four pipeline elements comprising two DMA buffers and first and second holding registers. A data word is transferred from memory to the DMA buffers, each holding one data byte of the data word. With each clock cycle, the data bytes are successively transferred through the two holding registers. Two comparators are used to determine if three successive identical data bytes are present in the pipeline. If three identical bytes are detected, run length encoding is enabled, and a run length count register is incremented for each successive identical byte received through the pipeline. The run length count and associated data byte are transferred to a FIFO for transmission over the data path. A tag associated with the run length count distinguishes the run length count from data bytes in the FIFO. Data received through the FIFO is decompressed by detecting the run length count tag and loading the run length count into the run length count register. The associated data byte is loaded into one of the holding registers and copied with each successive clock cycle, decrementing the run length count register. System development tools are provided with the pipeline for debugging purposes.
REFERENCES:
patent: 4729020 (1988-03-01), Schaphorst et al.
patent: 4947858 (1990-08-01), Smith
patent: 5019967 (1991-05-01), Wheeler et al.
patent: 5020121 (1991-05-01), Rosenberg
patent: 5060286 (1991-10-01), Miller
patent: 5113494 (1992-05-01), Menendez et al.
patent: 5123061 (1992-06-01), Pritchard
patent: 5142282 (1992-08-01), Tobin et al.
patent: 5146221 (1992-09-01), Whiting et al.
patent: 5151697 (1992-09-01), Bunton
patent: 5170266 (1992-12-01), Marsh et al.
patent: 5175543 (1992-12-01), Lantz
patent: 5241546 (1993-08-01), Peterson et al.
patent: 5245441 (1993-09-01), Ruben
patent: 5321750 (1994-06-01), Nadan
patent: 5410671 (1995-04-01), Elgamal et al.
"Extended Capabilities Port: Specifications", Microsoft.RTM. Corporation, Revision 1.04, Apr. 28, 1993.
Errata Sheet Corrections to the Extended Capabilities Port Protocol and ISA Interface Standard, Revision 1.07, dated Dec. 2, 1992; Revision 1.08, dated Dec. 18, 1992; Revision 1.09, dated Jan. 7, 1993; Revision 1.10, dated Feb. 4, 1993; Revision 1.11, dated Feb. 10, 1993, ECP Errata, Apr. 28, 1993, pp. 1-10.
Cirrus Logic, CL-CD1284 Preliminary Data Book, Aug. 1993, pp. 1-152.
Extended Capabilities Port Protocol and ISA Interface Standard, Microsoft.RTM. Corporation, Revision 1.12, Apr. 28, 1993, pp. 1-42.
Bowler Alyssa H.
Cirrus Logic Inc.
Follansbee John
Goates Gary
Nguyen Frank D.
LandOfFree
Tagged data compression for parallel port interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tagged data compression for parallel port interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tagged data compression for parallel port interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1457468