Boots – shoes – and leggings
Patent
1994-03-21
1994-11-22
Dixon, Joseph L.
Boots, shoes, and leggings
36424341, 3642434, 364260, 364DIG1, G06F 1300, G06F 1204, G06F 1206
Patent
active
053676599
ABSTRACT:
A cache controller tag ram is configured into a two ways, each way including tag and valid-bit storage for associatively searching the directory for cache data-array addresses. The two ways, a right way and a left way, each store tag addresses. First means are provided for asserting a flush signal upon the condition that a warm start reset is recognized or a power up condition is recognized. Logic causes all pending write requests to be withdrawn in response to the flush signal. The directory is cleared by setting all valid, write protect and least recently used (LRU) bits to zero in both of the ways. Subsequent write requests use a line fill algorithm to ensure that correct data is written into the directory by choosing which way to select for a line fill after the bits have been cleared.
REFERENCES:
patent: 4580240 (1986-04-01), Watanabe
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4736293 (1988-04-01), Patrick
patent: 4833642 (1989-05-01), Ooi
patent: 4934512 (1990-07-01), DeKarske et al.
patent: 5073891 (1991-12-01), Patel
patent: 5157774 (1992-10-01), Culley
Iyengar Sundaravarathan R.
Nadir James
Asta Frank J.
Dixon Joseph L.
Intel Corporation
Lamb Owen L.
LandOfFree
Tag initialization in a controller for two-way set associative c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tag initialization in a controller for two-way set associative c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tag initialization in a controller for two-way set associative c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1997679