Boots – shoes – and leggings
Patent
1987-04-01
1989-04-18
Harkcom, Gary V.
Boots, shoes, and leggings
364754, 36472401, 36472405, G06F 738, G06F 752
Patent
active
048232998
ABSTRACT:
A method and apparatus for processing signals representative of a complex matrix/vector equation. More particularly, signals representing an orderly sequence of the combined matrix and vector equation, known as a Kalman filter algorithm, are processed in real time in accordance with the principles of this invention. The Kalman filter algorithm is rearranged into a Faddeeva algorithm, which is a matrix-only algorithm that is modified to represent both the matrix and vector portions of the Kalman filter algorithm. The modified Faddeeva algorithm is embodied into electrical signals which are applied as inputs to a systolic array processor. The processor performs triangulation and nullification on the input signals, and delivers an output signal which is a real-time solution to the input signals.
REFERENCES:
patent: 4310892 (1982-01-01), Himmler
patent: 4493048 (1985-01-01), Kung et al.
patent: 4727503 (1988-02-01), McWhirter
Yeh, "A Design Method for Failure-Proof Systems", Proceedings of the 1983 American Control Conference, San Francisco, CA, Jun. 1983, pp. 1219-1221.
Kung et al., "VLSI and Modern Signal Processing", Prentice Hall, Inc., Englewood Cliffs, N.J, 1985, pp. 375-388.
Yeh et al., "VLSI Design of Number-Theoretic Transforms for a Fast Convolution", Proceedings of the 1983 IEEE International Conference on Computer Design: VLSI in Computers; Port Chester, N.Y., Oct. 31-Nov. 3, 1983, pp. 200-203.
Chang et al., "The VLSI Design of a Single Chip for the Multiplication of Integers Modulo a Fermat Number", IEEE Trans. on ASSP, vol. ASSP-33, No. 6, Dec. 1985, pp. 1599-1602.
J. V. McCanny et al., Bit-Level Systolic Array Circuit for Matrix Vector Multiplication, IEEE Proceedings, vol. 130, No. 4, Aug. 1983, pp. 125-130.
Chang Jaw J.
Yeh Hen-Geul
Harkcom Gary V.
Jones Thomas H.
Manning John R.
McCaul Paul F.
Nguyen Long Thtul/
LandOfFree
Systolic VLSI array for implementing the Kalman filter algorithm does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systolic VLSI array for implementing the Kalman filter algorithm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systolic VLSI array for implementing the Kalman filter algorithm will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2400420