Image analysis – Histogram processing – For setting a threshold
Patent
1992-05-26
1995-11-28
Bowler, Alyssa H.
Image analysis
Histogram processing
For setting a threshold
395 27, 382279, 36472801, 364754, 36472412, 364DIG1, 364DIG2, G06K 964
Patent
active
054716276
ABSTRACT:
A systolic array of processing elements is connected to receive weight inputs and multiplexed data inputs for operation in two dimension convolution mode, or fully-connected neural network mode, or in cooperative, competitive neural network mode. Feature vector or two-dimensional image data is retrieved from external data memory and is transformed via input look-up table to input data for the systolic array. The convoluted image or outputs from the systolic array are scaled and transformed via output look-up table for storage in the external data memory. The architecture of the system allows it to calculate convolutions of any size within the same physical systolic array, merely by adjusting the programs that control the data flow.
REFERENCES:
patent: 4546445 (1985-10-01), Haugen
patent: 4559606 (1985-12-01), Jezo et al.
patent: 4737921 (1988-04-01), Goldwasser et al.
patent: 4752897 (1988-06-01), Zoeller et al.
patent: 4758999 (1988-07-01), Marwood et al.
patent: 4769779 (1988-09-01), Chang et al.
patent: 4807183 (1989-02-01), Kung et al.
patent: 4833635 (1989-05-01), McCanny et al.
patent: 4868828 (1989-09-01), Shao et al.
patent: 4885715 (1989-12-01), McCanny et al.
patent: 4893255 (1990-01-01), Tomlinson, Jr.
patent: 4937774 (1990-06-01), Malinowski
patent: 4967340 (1990-10-01), Dawes
patent: 5138695 (1992-08-01), Means et al.
patent: 5173947 (1992-12-01), Chande et al.
patent: 5179714 (1993-01-01), Graybill
Kim et al., "On the Design of Fault-Tolerant Two-Dimensional Systolic Arrays for Yield Enhancement", IEEE, Apr. 1989, pp. 515-525.
Kung, "VLSI Array Processors: Designs and Applications", IEEE, 1988, pp. 313-320.
Aboulnasr et al., "Real-Time Systolic Array Processor for 2-D Spatial Filtering", IEEE, Apr. 1988, pp. 451-455.
Provence, J. D. and Gupta, S. C., "Systolic Arrays for Viterbi Processing in Communication Systems with a Time-Dispersive Channel," IEEE Transactions on Communications, vol. 36, No. 10, pp. 1148-1156, Oct. 1988.
Kim, J. H. and Reddy, S. M., "On the Design of Fault-Tolerant Two-Dimensional Systolic Arrays for Yield Enhancement", IEEE Transactions on Computers, v. 38, No. 4, pp. 515-525, Apr. 1989.
S. Y. Kung et al., "Parallel Architectures for Artificial Neural Nets", Princeton University, Dept. of Elec. Engineering, pp. II-165-II-172.
H. C. Fu et al., "A Universal Digital VLSI Design for Neural Networks", Dept. of Elec. Engineering, Princeton University, pp. 1-8.
Y. Fujimoto et al., "An Enhanced Parallel Toroidal Lattice Architecture for Large Scale Neural Networks", IJCNN 89 International Joint Conference on Neural Networks, Washington, D.C., Jun. 18-22, 1989.
R. Hecht-Nielsen, "Applications on Counterpropagation Networks", Neural Networks, vol. 1, pp. 131-139, 1988.
C. A. Mead et al., "A Silicon Model of Early Visual Processing", Neural Networks, vol. 1, pp. 91-97, 1988.
S. Grossberg et al., "Neural Dynamics of Perceptual Grouping: Textures, Boundaries, and Emergent Segmentations", Perception & Psychophysics 1985 38(2) pp. 141-171.
M. A. Cohen et al., "Masking Fields, A Massively Parallel Neural Architecture for Learning, Recognizing, and Predicting . . . " Center for Adaptive Systems, Boston University, Mar. 1986, pp. 1-44.
Means Robert W.
Sklar Horace J.
Bowler Alyssa H.
Cary Judson D.
Davis Jr. Walter D.
HNC, Inc.
Smith A. C.
LandOfFree
Systolic array image processing system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systolic array image processing system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systolic array image processing system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2021022