Systems, methods, and apparatuses for high power...

Details Systems, methods, and apparatuses for high power... Systems, methods, and apparatuses for high power...

2007-11-20

2010-11-30

Takaoka, Dean O (Department: 2817)

Wave transmission lines and networks

Plural channel systems

Having branched circuits

C333S101000, C455S078000

Reexamination Certificate

active

07843280

ABSTRACT:
Embodiments of the invention may provide for a CMOS antenna switch, which may be referred to as a CMOS SPDT switch. The CMOS antenna switch may operate at a plurality of frequencies, perhaps around 900 MHz 1.9 GHz and 2.1 GHz according to an embodiment of the invention. The CMOS antenna switch may include both a receiver switch and a transmit switch. The receiver switch may utilize a multi-stack transistor with body substrate switching and source and body connection along with body floating technique to block high power signals from the transmit path by preventing channel formation of the device in OFF state as well as to maintain low insertion loss at the receiver path. Example embodiments of the CMOS antenna switch may provide for 35 dBm P 1 dB at both bands (e.g., 900 MHz and 1.9 GHz and 2.1 GHz). In addition, a −60 dBc second and third harmonic up to 28 dBm input power to the switch, may be obtained according to example embodiments of the invention.

REFERENCES:
patent: 5461265 (1995-10-01), Kunihisa et al.
patent: 5617055 (1997-04-01), Confalonieri et al.
patent: 5818099 (1998-10-01), Bougharz
patent: 6094088 (2000-07-01), Yano
patent: 6396325 (2002-05-01), Goodell
patent: 6788957 (2004-09-01), Recouly et al.
patent: 6836172 (2004-12-01), Okashita
patent: 6882829 (2005-04-01), Mostov et al.
patent: 7092677 (2006-08-01), Zhang et al.
patent: 7233775 (2007-06-01), De Graauw
patent: 7659770 (2010-02-01), Teraguchi et al.
patent: 2003/0090313 (2003-05-01), Burgener et al.
patent: 2004/0214535 (2004-10-01), Khorram
patent: 2006/0119451 (2006-06-01), Chen
patent: 2006/0141943 (2006-06-01), De Graauw
patent: 2006/0194558 (2006-08-01), Kelly
patent: 2006/0199563 (2006-09-01), Kelly et al.
patent: 2006/0252394 (2006-11-01), Suwa et al.
patent: 2007/0049237 (2007-03-01), Miura et al.
patent: 2008/0079653 (2008-04-01), Ahn et al.
patent: 2008/0129642 (2008-06-01), Ahn et al.
patent: 2008/0247338 (2008-10-01), Kim et al.
patent: 2010/0001351 (2010-01-01), Zhang et al.
patent: 1689241 (2005-10-01), None
patent: 2442848 (2008-04-01), None
patent: 08237166 (1996-09-01), None
patent: WO9508868 (1995-03-01), None
United Kingdom International Search Report for GB0719303.0 dated Jan. 24, 2008.
United Kingdom International Search Report for GB0723464.4 dated Feb. 28, 2008.
United Kingdom International Search Report for GB0710606.5, dated Sep. 27, 2007.
Mei-Chao Yeh, et al. “A Miniature Low-Insertion-Loss, High-Power CMOS SPDT Switch Using Floating-Body Technique for 2.4- and 5.8- GHz Applications.” IEEE Xplore. May 7, 2009, p. 451-454.
Niranjan A. Talwalkar, et al. “Integrated CMOS Transmit-Receive Switch Using LC-Tuned Substrate Bias for 2.4- and 5.2-GHz Applications.” IEEE Xplore. May 8, 2009, p. 863-870.
Minsik Ahn et al. “A high-power CMOS switch using a novel adaptive voltage swing distribution method in multistack FETs”, IEEE Trans. on Microwave Theory and Techniques, vol. 56, No. 4, pp. 849-858, Apr. 2008.
Mei-Chao Yeh et al. “Design and analysis for a miniature CMOS SPDT switch using body-floating technique to improve performance”, IEEE Transactions on Microwave Theory and Techniques, vol. 54 No. 1, pp. 31-39, Jan. 2006.
Feng-Jung Huang et al. “Single-pole double-throw CMOS switches for 900-MHz and 2.4-GHz applications on p- silicon substrates”, IEEE Journal of Solid-State Circuits, vol. 39, No. 1, pp. 35-41, Jan. 2004.
C. Tinella et al. “0.13 μm CMOS SOI SP6T Antenna Switch for Multi-Standard Handsets,” Dig. SiRF, pp. 58-61, Jan. 2006.
Karl Goser, Groβintegrationstechnik—Teil 1: Vom Transistor zur Grundschaltung. Heidelberg: Hüthig, 1990, S. 99-10. ISBN: 3-7785-1615-9.
Combined Search and Examination Report for GB0816744.7 mailed Jan. 12, 2009.
Office Action dated Jan. 19, 2010 for German Patent Application No. 102008046778.2.
Office Action dated Nov. 11, 2008 for German Patent Application No. 102007046883.2.
Office Action mailed on Jul. 23, 2009 for Korean Patent Application No. 10-2007-0099372.
Notice of Allowance dated Mar. 10, 2010 for U.S. Appl. No. 11/855,950.
Non-Final Office Action dated Jan. 26, 2010 for U.S. Appl. No. 11/857,322.
Neil H.E. Weste et al. “Principles of CMOS VLSI Design: A Systems Perspective.” Reading, MA: Addison-Wesley Publishing Company. pp. 89-93.
Office Action dated Jan. 15, 2010 for German Patent Application No. 102007057656.2.
Office Action for Chinese Patent Application No. 200710163832.5 dated May 11, 2010.
Final Office Action for U.S. Appl. No. 11/857,322 dated Jul. 7, 2010.

Affiliated with

Also associated with

Rating

Systems, methods, and apparatuses for high power... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems, methods, and apparatuses for high power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems, methods, and apparatuses for high power... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4228504