Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-06-05
2007-06-05
Pham, Chi (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C375S372000, C370S463000
Reexamination Certificate
active
10270016
ABSTRACT:
An integrated circuit includes receive circuits for receiving packets, transmit circuits for transmitting packets, a packet DMA circuit for communicating packets to and from a memory controller, and a switch for selectively coupling the receive circuits to transmit circuits. The integrated circuit may flexibly merge and split the packet streams to provide for various packet processing/packet routing functions to be applied to different packets within the packet streams. An apparatus may include two or more of the integrated circuits, which may communicate packets between respective receive and transmit circuits.
REFERENCES:
patent: 4788679 (1988-11-01), Kataoka et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5805590 (1998-09-01), Gillard et al.
patent: 5953314 (1999-09-01), Ganmukhi et al.
patent: 5963745 (1999-10-01), Collins et al.
patent: 6009426 (1999-12-01), Jouenne et al.
patent: 6094715 (2000-07-01), Wilkinson et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6128728 (2000-10-01), Dowling
patent: 6138217 (2000-10-01), Hamaguchi
patent: 6185520 (2001-02-01), Brown et al.
patent: 6195739 (2001-02-01), Wright et al.
patent: 6226338 (2001-05-01), Earnest
patent: 6266731 (2001-07-01), Riley et al.
patent: 6298370 (2001-10-01), Tang et al.
patent: 6457058 (2002-09-01), Ullum et al.
patent: 2004/0095927 (2004-05-01), Chang et al.
patent: 2004/0141521 (2004-07-01), George
patent: 199 07 200 (1999-09-01), None
patent: 265 636 (1986-10-01), None
patent: 920 157 (1998-11-01), None
patent: 893 766 (1999-01-01), None
patent: 777 179 (2002-05-01), None
patent: 98/15155 (1998-04-01), None
patent: WO 00/38069 (2000-06-01), None
EP Search Report for EP app 02025691.3, Broadcom Corp.
Giorgi et al.; PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors; IEEE Transactions on Parallel and Distributed Systems; vol. 10, No. 7, Jul. 1999.
Intel, “21143 PCI/CardBus 10/100Mb/s Ethernet LAN Controller,” Hardware Reference Manual, Revision 1.0, Oct. 1998, 219 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
European Search Report for EP 26007-034/zp (02025688.9-2416-) mailed Feb. 27, 2003, 3 pages.
Gulati Manu
Moll Laurent R.
Sano Barton J.
Chou Albert T.
Pham Chi
LandOfFree
Systems including packet interfaces, switches, and packet... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems including packet interfaces, switches, and packet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems including packet interfaces, switches, and packet... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3838609