Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2005-01-04
2005-01-04
Barlow, John (Department: 2863)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C714S003000, C714S736000, C712S014000, C365S185090, C340S990000
Reexamination Certificate
active
06839648
ABSTRACT:
An SRAM efficient ATE system that performs high speed nested loops without constraints on loop size or modularity and that loops and/or branches from any vector in a multiple vector accessed word to any vector in another multiple vector accessed word without incurring any time displacement. In one embodiment, the maximum required vector rate is less than or equal the average sustained data rate of the SDRAM and is less than or equal to the maximum access rate of the dual port SRAM's memory B. The output of the SDRAM's memory A consists of one control word and one vector (nV=1). The I/O port widths of the SRAM's memory B are the same. In another embodiment, the maximum required vector rate is greater than the average sustained data rate of the SDRAM's memory A, but is equal to or less than the maximum access rate of the SRAM's memory B. The output of the SDRAM's memory A consists of multiple control words and vectors. The input port of the SRAM's memory B is some multiple of the output port width. In another embodiment, the maximum required vector rate is greater than both the average sustained data rate of the SDRAM's memory A and the maximum access rate of the SRAM's memory B. The output of the SDRAM's memory A consists of one or more control words (nW) and nW×nV number of vectors. The input port of the SRAM's memory B is nW times the width of the output port. The output port of Memory B contains 2 or more vectors per word.
REFERENCES:
patent: 3922537 (1975-11-01), Jackson
patent: 5461310 (1995-10-01), Cheung et al.
patent: 5657486 (1997-08-01), Czamara et al.
patent: 5845234 (1998-12-01), Testa et al.
patent: 6442724 (2002-08-01), Augarten
Barlow John
Bhat Aditya
Inovys Corporation
Wagner , Murabito & Hao LLP
LandOfFree
Systems for providing zero latency, non-modulo looping and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems for providing zero latency, non-modulo looping and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems for providing zero latency, non-modulo looping and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3409587