Systems for interchip communication

Details Systems for interchip communication Systems for interchip communication

2005-01-25

2005-01-25

Vo, Tim (Department: 2112)

Multiplex communications

Network configuration determination

In a bus system

C710S100000, C710S305000

Reexamination Certificate

active

06847617

ABSTRACT:
In some embodiments, the invention involves a system having a first group of integrated circuits connected in a truncated ring fashion, wherein the truncated ring includes a truncated region to allow for additional integrated circuits to be added to the ring. In some embodiments, the invention involves a system having a group of integrated circuits connected in a pseudo ring fashion, wherein the pseudo ring is created by data flow of bi-directional signaling between the integrated circuits. In some embodiments, the invention involves a system having a group of integrated circuits connected in a pseudo differential arrangement in which multiple conductors carrying signals share a common reference signal conductor.

REFERENCES:
patent: 3619504 (1971-11-01), De Veer et al.
patent: 4933933 (1990-06-01), Dally et al.
patent: 5379291 (1995-01-01), Herzberg et al.
patent: 5528168 (1996-06-01), Kleveland
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5638402 (1997-06-01), Osaka et al.
patent: WO 0018009 (1999-09-01), None
“Command Response Bus System With Inherent Fault-Isolation Features” by IBM Technical Disclosure Bulletin, Aug. 1986, vol. 29, page No. 1144-1148.*
Thaddeus J. Gabara, et al. “Digitally Adjustable Resistors in CMOS for High-Performance Application.” IEEE Journal of Solid-State Circuits vol. 27, No. 8, Aug. 1992, pp. 1176-1185.
Ramin Farjad-Rad, et al. “A 0.4-μm CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter.” IEEE Journal of Solid-State Circuits. vol. 34, No. 5, May 1999, pp. 580-585.
C. Smythe, “ISO 8802/5 token ring local-area networks.” Electronics & Communication Engineering Journal, Aug. 1999, pp. 195-207.
Thomas Starr, et al., “Understanding Digital Subscriber Line Technology.” Chapter 7, pp. 202-205, Prentice Hall PTR, Upper Saddle River, NJ, 1999.

Affiliated with

Also associated with

Rating

Systems for interchip communication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems for interchip communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems for interchip communication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3436604