Metal working – Barrier layer or semiconductor device making
Reexamination Certificate
2005-04-12
2005-04-12
Smoot, Stephen W. (Department: 2813)
Metal working
Barrier layer or semiconductor device making
C228S232000, C324S765010
Reexamination Certificate
active
06878172
ABSTRACT:
Aspects of the invention provide various methods and apparatus for delivering more reliable packaged microelectronic components. One embodiment provides a method in which packaged microelectronic components are heated to a reflow temperature of a selected solder before the solder is applied. After the solder is applied, the performance of the packaged microelectronic component can be tested and any packaged microelectronic component that fails to meet minimum performance criteria can be rejected as defective. Such a process may help identify microelectronic components that may pass normal testing procedures, but fail during a subsequent solder reflow operation. One embodiment provides a system that includes a suitable heating apparatus and a solder plating apparatus, with the heating apparatus being adapted to heat and cool packaged microelectronic components before they are delivered to the solder plating apparatus.
REFERENCES:
patent: 4766670 (1988-08-01), Gazdik et al.
patent: 4771929 (1988-09-01), Bahr et al.
patent: 5163599 (1992-11-01), Mishina et al.
patent: 5304842 (1994-04-01), Farnworth et al.
patent: 5470787 (1995-11-01), Greer
patent: 5831445 (1998-11-01), Atkins et al.
patent: 5888850 (1999-03-01), Havens et al.
patent: 5897326 (1999-04-01), Eldridge et al.
patent: 5903058 (1999-05-01), Akram
patent: 6015722 (2000-01-01), Banks et al.
patent: 6091252 (2000-07-01), Akram et al.
patent: 6147374 (2000-11-01), Tanaka et al.
patent: 6211052 (2001-04-01), Farnworth
patent: 6219908 (2001-04-01), Farnworth et al.
patent: 6222280 (2001-04-01), Farnworth et al.
patent: 6248613 (2001-06-01), Matsuura et al.
patent: 6263566 (2001-07-01), Hembree et al.
patent: 6294270 (2001-09-01), Clough
patent: 6337577 (2002-01-01), Doherty et al.
patent: 6429113 (2002-08-01), Lewis et al.
Sony, “Sony Semiconductor Products Lead-free Package,” Jul. 2000, 8 pages, <http://www.world.sony.com/semi/>.
National Semiconductor Corporation, “Semiconductor Packaging Assembly Technology,” Aug. 1999, 8 pages, <www.national.com>.
Micro)n Technology, Inc.
Perkins Coie LLP
Smoot Stephen W.
LandOfFree
Systems employing elevated temperatures to enhance quality... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems employing elevated temperatures to enhance quality..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems employing elevated temperatures to enhance quality... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3415504