Systems, circuits, chips and methods with protection at...

Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C361S118000

Reexamination Certificate

active

08072719

ABSTRACT:
Integrated circuits where the standard isolation cell, at power island boundaries, also includes a protection device, which clamps transient voltages.

REFERENCES:
patent: 5528190 (1996-06-01), Honnigford
patent: 5654862 (1997-08-01), Worley et al.
patent: 5917220 (1999-06-01), Waggoner
patent: 6414533 (2002-07-01), Graves
patent: 6631502 (2003-10-01), Buffet et al.
patent: 7000214 (2006-02-01), Iadanza et al.
patent: 7051306 (2006-05-01), Hoberman et al.
patent: 7348804 (2008-03-01), Hoberman et al.
patent: 7415680 (2008-08-01), Hoberman et al.
patent: 2004/0268278 (2004-12-01), Hoberman et al.
patent: 2005/0091629 (2005-04-01), Eisenstadt et al.
patent: 2005/0114814 (2005-05-01), Correale, Jr. et al.
patent: 2006/0107077 (2006-05-01), Roth et al.
patent: 2006/0158222 (2006-07-01), Gattiker et al.
patent: 2008/0030223 (2008-02-01), Arsovski et al.
patent: 2008/0074171 (2008-03-01), Bhattacharya et al.
patent: 2008/0077818 (2008-03-01), Rauschmayer et al.
patent: 2008/0080107 (2008-04-01), Chow et al.
patent: 2008/0229121 (2008-09-01), Lassa et al.
patent: 2009/0049321 (2009-02-01), Balatsos et al.
patent: 2009/0167093 (2009-07-01), Nguyen et al.
patent: 2009/0204835 (2009-08-01), Smith et al.
patent: 2009/0204837 (2009-08-01), Raval et al.
patent: 1 473 685 (2004-11-01), None
International Search Report mailed May 21, 2008, for International Application No. PCT/US2007/089190.
Written Opinion of the International Searching Authority mailed on May 21, 2008, for International Application No. PCT/US2007/089190.
International Search Report mailed Aug. 14, 2008, for International Application No. PCT/US2007/089205 (4 pages).
Written Opinion of the International Searching Authority mailed on Aug. 14, 2008, for International Application No. PCT/US2007/089205 (6 pages).
U.S. Office Action dated Sep. 22, 2009, directed against U.S. Appl. No. 11/967,580 (15 pages).
U.S. Office Action dated Apr. 7, 2010, directed against U.S. Appl. No. 11/967,580 (13 pages).
First Office Action of China State Intellectual Property Office directed against Chinese Application No. 200780048906.9, dated Nov. 30, 2010 (3 pgs.).
Office Action of the IPO directed against ROC (Taiwan) Application No. 096151676, dated Apr. 14, 2011 (4 pgs.).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Systems, circuits, chips and methods with protection at... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems, circuits, chips and methods with protection at..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems, circuits, chips and methods with protection at... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4260200

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.