Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2006-09-27
2010-06-29
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
C703S014000
Reexamination Certificate
active
07747423
ABSTRACT:
Systems and methods of performing co-simulation of a partitioned circuit design using multiple programmable logic devices (PLDs) coupled together to form a boundary scan chain. A host computer is coupled to the scan chain via a programming cable. Resident on the host computer are run-time co-simulation blocks corresponding to blocks from the circuit design, where each block is designated to run on one of the PLDs in the scan chain; a programming cable device driver interfacing with the programming cable; and a proxy component. The proxy component is coupled to all of the run-time co-simulation blocks and the programming cable device driver. Each co-simulation block includes a unique pattern identifier, which is also present in the associated PLD. Using this pattern identifier, data and commands targeted to a specific PLD can be extracted from the scan chain, while ignoring data and commands targeted to other PLDs in the scan chain.
REFERENCES:
patent: 7112992 (2006-09-01), Guzman et al.
patent: 7343572 (2008-03-01), Stone et al.
patent: 7366651 (2008-04-01), Milne et al.
patent: 7376544 (2008-05-01), Dick et al.
patent: 7383478 (2008-06-01), Ballagh et al.
patent: 7480606 (2009-01-01), Tseng et al.
patent: 7546572 (2009-06-01), Ballagh et al.
patent: 2004/0260528 (2004-12-01), Ballagh et al.
Xilinx, Inc.; XAPP139; “Confi .gt˜ration and Readback of Virtex FPGAs Using 0TAG)..˜undary Scan”; (vl.6), Sep. 12, 2003; available from Xilinx, Inc., 2100 Logic drive, San Jose, ˜.alifornia 95124; pp. 1-17.
Xilinx, Inc.; Xilinx System Generator for DSP v8.1; User's Guide; “Using FPGA Hardware in the Loop: Compiling a Model for Co-Simulation”; Apr. 25, 2006; pp. 187-189.
Xilinx, Inc.; Xilinx System Generator for DSP v8.1; User's Guide; “Using FPGA Hardware in the Loop: JTAG Hardware Co-Simulation”; Apr. 25, 2006; pp. 196-210.
Ballagh Jonathan B.
Chan Chi Bun
Shirazi Nabeel
Cartier Lois D.
Kim Eunhee
Maunu LeRoy D.
Rodriguez Paul L
Xilinx , Inc.
LandOfFree
Systems and methods of co-simulation utilizing multiple PLDs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods of co-simulation utilizing multiple PLDs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods of co-simulation utilizing multiple PLDs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4245467