Systems and methods for using a single reference cell in a...

Details Systems and methods for using a single reference cell in a... Systems and methods for using a single reference cell in a...

2007-10-30

2007-10-30

Nguyen, VanThu (Department: 2824)

Static information storage and retrieval

Floating gate

Multiple values

C365S185200, C365S185330

Reexamination Certificate

active

11223357

ABSTRACT:
A dual bit flash device comprising a core cell array, each cell of the core cell array is configured to store two bits of data, and a single reference array, each cell of the single reference array comprising a first bit programmed to a low threshold voltage and a second bit programmed to a high threshold voltage.

REFERENCES:
patent: 6639849 (2003-10-01), Takahashi et al.
patent: 6690602 (2004-02-01), Le et al.
patent: 6700815 (2004-03-01), Le et al.
patent: 7064983 (2006-06-01), Maayan et al.

Affiliated with

Also associated with

Rating

Systems and methods for using a single reference cell in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for using a single reference cell in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for using a single reference cell in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3879679