Systems and methods for stacking chip components

Details Systems and methods for stacking chip components Systems and methods for stacking chip components

2006-06-06

2006-06-06

Williams, Alexander Oscar (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257S685000, C257S777000, C257S723000, C257S680000, C257S774000, C257S698000, C257S724000, C257S780000, C257S734000, C257S737000, C257S738000, C257S778000, C361S310000, C361S437000, C361S437000, C361S437000, C361S437000, C439S069000, C439S074000, C438S108000, C438S109000

Reexamination Certificate

active

07057270

ABSTRACT:
Systems and methods for vertically interconnecting a plurality of chips to provide increased volume circuit density for a given surface chip footprint. One embodiment provides a chip stack where two smaller chips are interconnected to a larger third chip on both sides thereof, and further, with interconnecting structures extending beyond the extent of either of the two chips as attached to the third chip. Another embodiment provides a method for stacking chips where two smaller chips are interconnected to a larger third chip on both sides thereof, and further, with interconnecting structures extending beyond the extent of either of the two chips as attached to the third chip. Yet another embodiment is a chip stack of at least two chips interconnected to each other with a smaller third chip positioned therebetween and interconnected with at least one of the larger two chips.

REFERENCES:
patent: 5089880 (1992-02-01), Meyer et al.
patent: 5117282 (1992-05-01), Salatino
patent: 5977640 (1999-11-01), Bertin et al.
patent: 6025648 (2000-02-01), Takahashi et al.
patent: 6323546 (2001-11-01), Hsuan et al.
patent: 6339254 (2002-01-01), Venkateshwaran et al.
patent: 6414391 (2002-07-01), Corisis et al.
patent: 6417027 (2002-07-01), Akram
patent: 6492726 (2002-12-01), Quek et al.
patent: 6580169 (2003-06-01), Sakuyama et al.
patent: 6717812 (2004-04-01), Pinjala et al.
patent: 2002/0030261 (2002-03-01), Rolda et al.
patent: 2002/0079568 (2002-06-01), Degani et al.
patent: 2002/0153602 (2002-10-01), Tay et al.
patent: 2003/0205826 (2003-11-01), Lin et al.
patent: 2004/0036164 (2004-02-01), Koike et al.
patent: 10-242384 (1998-09-01), None

Affiliated with

Also associated with

Rating

Systems and methods for stacking chip components does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for stacking chip components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for stacking chip components will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3676067