Systems and methods for reconfiguring on-chip multiprocessors

Details Systems and methods for reconfiguring on-chip multiprocessors Systems and methods for reconfiguring on-chip multiprocessors

2006-11-03

2010-10-05

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

C712S205000, C712S029000

Reexamination Certificate

active

07809926

ABSTRACT:
A reconfigurable multiprocessor system including a number of processing units and components enabling executing sequential code collectively at processing units and enabling changing the architectural configuration of the processing units.

REFERENCES:
patent: 5471592 (1995-11-01), Gove et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5522083 (1996-05-01), Gove et al.
patent: 5638533 (1997-06-01), Law
patent: 5664214 (1997-09-01), Taylor et al.
patent: 5922066 (1999-07-01), Cho et al.
patent: 6018796 (2000-01-01), Suzuki et al.
patent: 6725354 (2004-04-01), Kahle et al.
patent: 6920545 (2005-07-01), Farwell et al.
patent: 6940512 (2005-09-01), Yamaguchi et al.
patent: 6976131 (2005-12-01), Pentkovski et al.
patent: 7185178 (2007-02-01), Barreh et al.
patent: 7240160 (2007-07-01), Hetherington et al.
patent: 2003/0145189 (2003-07-01), Cremonesi et al.
patent: 2003/0149862 (2003-08-01), Kadambi
patent: 2003/0177288 (2003-09-01), Kunimatsu et al.
patent: 2003/0200419 (2003-10-01), Ma et al.
patent: 2004/0022094 (2004-02-01), Radhakrishnan et al.
patent: 2005/0044319 (2005-02-01), Olukotun
patent: 2005/0219253 (2005-10-01), Piazza et al.
patent: 2005/0289286 (2005-12-01), Ohwada
patent: 2006/0004988 (2006-01-01), Jordan
patent: 2006/0075192 (2006-04-01), Golden et al.
patent: 2006/0248318 (2006-11-01), Zohner et al.
patent: 2006/0294326 (2006-12-01), Jacobson et al.
patent: 2007/0006213 (2007-01-01), Shahidzadeh et al.
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, Jun. 9-13, 2007, San Diego, California, USA.
K. Mai et al. Smart Memories: a modular reconfigurable architecture. Intl. Symp. On Computer Architecture, Vancouver, Canada, Jun. 2000, pp. 161-171.
Katherine Leigh Compton, Architecture Generation of Customized Reconfigurable Hardware, Ph. D. Thesis, Northwestern University, Dec. 2003.
R. E. Kessler, The Alpha 21264 microprocessor, IEEE Micro, Mar. 1999, 9(2):24-36.
S. Palacharla et al., Complexity-effective superscalar processors, Intl. Symp. on Computer Architecture, pp. 206-218, Denver, CO, Jun. 1997.
R. Balasubramonian et al., Dynamically managing the communication-parallelism trade-off in future clustered processors, Intl Symp on Computer Architecture, Jun. 2003, 275-287.
M. Bekerman et al., Correlated load-address predictors, Intl Symp. on Computer Architecture, Atlanta, GA, May 1999, pp. 54-63.
G. Chrysos et al. Memory dependence prediction using store sets. Intl. Symp. on Computer Architecture, Barcelona, Spain, Jun.-Jul. 1998, pp. 142-153.
Laufer, R. et al., PCI-PipeRench and the SWORDAPI: a system for stream-based reconfigurable computing, 7th Annual IEEE Symp on Field-Prog Custom Computing Machines 200-208.
K. Sankaralingam et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Intl. Symp. on Computer Architecture, pp. 422-433, San Diego, CA, Jun. 2003.
Changkyu Kim et al. Elastic Threads on Composable Processors, Technical Report TR-2006-09, The University of Texas at Austin, Mar. 8, 2006.

Affiliated with

Also associated with

Rating

Systems and methods for reconfiguring on-chip multiprocessors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for reconfiguring on-chip multiprocessors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for reconfiguring on-chip multiprocessors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4188953