Systems and methods for on-chip power management

Details Systems and methods for on-chip power management Systems and methods for on-chip power management

2011-03-08

2011-03-08

Han, Jessica (Department: 2838)

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

C323S280000, C324S713000

Reexamination Certificate

active

07902802

ABSTRACT:
A power measurement system is disclosed for use on an integrated circuit for measuring the power used by the integrated circuit. The power measurement system includes a low-dropout voltage regulator and a signal input unit. The low-dropout voltage regulator includes a power transistor that couples a supply voltage to a circuit to be powered by the supply voltage, and the low-dropout voltage regulator provides an internal adjustment signal (Vsen) for adjusting the internal resistance of the power transistor. The signal input unit receives the internal adjustment signal (Vsen) and provides a power measurement signal responsive to the internal adjustment signal (Vsen).

REFERENCES:
patent: 5339349 (1994-08-01), Xeno
patent: 5736877 (1998-04-01), Tihanyi
patent: 6781888 (2004-08-01), Horch et al.
patent: 7218082 (2007-05-01), Walter et al.
patent: 7397227 (2008-07-01), Ke et al.
patent: 7667449 (2010-02-01), Takeda
patent: 2004/0242175 (2004-12-01), Lin
patent: 2005/0242796 (2005-11-01), Yang et al.
US 6,359,518, 03/2002, Aoki (withdrawn)

Affiliated with

Also associated with

Rating

Systems and methods for on-chip power management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for on-chip power management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for on-chip power management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2652462