Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2006-11-14
2006-11-14
Mai, Lam T. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S139000
Reexamination Certificate
active
07136006
ABSTRACT:
Various circuits, systems and methods are disclosed for providing double-sampling sigma-delta modulator circuits. For example, circuits are disclosed that include an amplifier with an integrating capacitor, a switched capacitor conversion element that includes a single capacitor bank, and a control element that provides phase signaling that identifies at least two phases. In operation, charge present on the single capacitor bank is transferred to the integrating capacitor and the single capacitor bank is charged during one phase. During the other phase, charge present on the single capacitor bank is transferred to the integrating capacitor, and the single capacitor bank is discharged.
REFERENCES:
patent: 5072219 (1991-12-01), Boutaud et al.
patent: 5392043 (1995-02-01), Ribner
patent: 5563597 (1996-10-01), McCartney
patent: 5703589 (1997-12-01), Kalthoff et al.
patent: 5818377 (1998-10-01), Wieser
patent: 6037887 (2000-03-01), Wu et al.
patent: 6204787 (2001-03-01), Baird
patent: 6323801 (2001-11-01), McCartney et al.
patent: 6509790 (2003-01-01), Yang
patent: 6570519 (2003-05-01), Yang
patent: 6842128 (2005-01-01), Koh
patent: 6900999 (2005-05-01), Yen et al.
patent: 6927722 (2005-08-01), Hong
patent: 2005/0275580 (2005-12-01), Hong et al.
U.S. Appl. No. 10/877,015, filed Jun. 25, 2004, Koh.
Paul J. Hurst and William J. McIntyre; Double Sampling in Switched-Capacitor Delta-Sigma A/D Converters; 1990 IEEE; pp. 902-905, no month.
Paul J. Hurst and Ken C. Dyer; An Improved Double Sampling Scheme For Switched-Capacitor Delta-Sigma Modulators; 1992 IEEE; pp. 1179-1182, no month.
Bosco H. Leung and Sehat Sutarja; Multi Sigma-Delta A/D Converter Incorporating A Novel Class of Dynamic Element Matching Techniques; 1992 IEEE; pp. 35-51, no month.
Hong-Kui Yang and Ezz I. El-Masry; A Novel Double Sampling Technique for Delta-Sigma Modulators; 1995 IEEE; pp. 1187-1190, no month.
Hong-Kui Yand and Ezz I. El-Masry; Double Sampling Delta-Sigma Modulators; IEEE Transactions on Circuits and Systems—II; Analog and Digital Signal Processing, vol. 43, No. 7, Jul. 1996; pp. 524-529.
Daniel Senderowicz; Germano Nicollini; Sergio Pernici; Angelo Nagari; Pierangelo Confalonieri and Carlo Dallavalle; Low-Voltage Double-Sampled Sigma-Delta Converters; 1997 IEEE; pp. 1907-1919, no month.
Daniel Senderowicz, Germano Nicollini, Sergio Pernici; Angelo Nagari, Pierangelo Confalonieri and Carlo Dallavalle; Low-Voltage Dougle-Sampled Sigma Delta Converters; 1997 IEEE International Solid State Circuits Conference; pp. 210-211 and 458, no month.
Li Yu and Martin Snelgrove; MisMatch Cancellation for Double-Sampling Sigma-Delta Modulators; 1998 IEEE; pp. I-356-I-359, no month.
Seng-Pan U, R.P. Martins and J.E. Franca; High Performance Multirate SC Circuits with Predictive Correlated Double Sampling Technique; 1999 IEEE; pp. II-77-II-80, no month.
Gabriel Gomez and Baher Haroun; A 1.5V 2.4/2.9W 79/50dB DR Sigma Delta Modulator for GSM/WCDMA in a 0.13 Nanometer Digital Process; ISSCC 2002/Session 18/Converter Techniques/18.1; pp. 242-243; 490, no month no year.
Allessandro Dezzani and Eric Andre; A 1.2-V Dual-Mode WCDMA/GPRS Sigma Delta Modulator; ISSCC 2003/Session 3/Oversampled A/D Converters/ Paper 3.3; 8 pgs, no month no year.
Takeshi Ueno and Tetsuro Itakura; A 0.9V 1.5mW Continuous-Time Delta Sigma Modulator for WCDMA; ISSCC 2004/Session 4/Oversampled ADCs/4.4; 10 pgs, no month no year.
Richard Gaggl, Maurizio Inversi and Andreas Wiesbauer; A Power Optimized 14-Bit SC Delta Sigma Modulator for ADSL CO Applications; ISSCC 2004/Session 4/Oversampled ADCs/4.6; 10 pgs, no month no year.
K. Philips, P.A.C. M, Nuijten, R. Roovers. F. Munoz, M. Tejero and A. Torralba; A 2mW 89dB DR Continuous-Time Sigma Delta ADC with Increased Immunity to Wide-Band Interferers; ISSCC 2004/Session 4/Oversampled ADCs/4.8; 10 pgs, no month.
Bas M. Putter; Sigma Delta ADC with Finite Impulse Response Feedback DAC; ISSCC 2004/Session 4/Oversampled ADCs/4.3; 8 pgs, no month.
Koh Jinseok
Reyes Alexander H.
Brady III Wade James
Mai Lam T.
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Systems and methods for mismatch cancellation in switched... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for mismatch cancellation in switched..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for mismatch cancellation in switched... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3698493